Electronic Components Datasheet Search
  English  ▼

X  

EP3C55 Datasheet(PDF) 9 Page - Altera Corporation

Part # EP3C55
Description  Cyclone III Device Data Sheet
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3C55 Datasheet(HTML) 9 Page - Altera Corporation

Back Button EP3C55 Datasheet HTML 5Page - Altera Corporation EP3C55 Datasheet HTML 6Page - Altera Corporation EP3C55 Datasheet HTML 7Page - Altera Corporation EP3C55 Datasheet HTML 8Page - Altera Corporation EP3C55 Datasheet HTML 9Page - Altera Corporation EP3C55 Datasheet HTML 10Page - Altera Corporation EP3C55 Datasheet HTML 11Page - Altera Corporation EP3C55 Datasheet HTML 12Page - Altera Corporation EP3C55 Datasheet HTML 13Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 34 page
background image
Chapter 1: Cyclone III Device Data Sheet
1–9
Electrical Characteristics
© January 2010
Altera Corporation
Cyclone III Device Handbook, Volume 2
Example 1–1 shows you the example to calculate the change of 50
Ω I/O impedance
from 25°C at 3.0 V to 85°C at 3.15 V:
Pin Capacitance
Table 1–9 lists the pin capacitance for Cyclone III devices.
Example 1–1.
ΔR
V = (3.15 – 3) × 1000 × –0.026 = –3.83
ΔR
T = (85 – 25) × 0.262 = 15.72
Because
ΔR
V is negative,
MF
V = 1 / (3.83/100 + 1) = 0.963
Because
ΔR
T is positive,
MF
T = 15.72/100 + 1 = 1.157
MF = 0.963 × 1.157 = 1.114
R
final = 50 × 1.114 = 55.71
Ω
Table 1–9. Cyclone III Devices Pin Capacitance
Symbol
Parameter
Typical –
QFP
Typical –
FBGA
Unit
C
IOTB
Input capacitance on top/bottom I/O pins
7
6
pF
C
IOLR
Input capacitance on left/right I/O pins
7
5
pF
C
LV DSLR
Input capacitance on left/right I/O pins with dedicated
LVDS output
87
pF
C
V REFLR (1)
Input capacitance on left/right dual-purpose VREF pin
when used as V
REF or user I/O pin
21
21
pF
C
V REFTB (1)
Input capacitance on top/bottom dual-purpose VREF pin
when used as V
REF or user I/O pin
23 (2)
23 (2)
pF
C
CLKTB
Input capacitance on top/bottom dedicated clock input
pins
76
pF
C
CLKLR
Input capacitance on left/right dedicated clock input pins
6
5
pF
Notes to Table 1–9:
(1) When VREF pin is used as regular input or output, a reduced performance of toggle rate and tCOis expected due to
higher pin capacitance.
(2) CVREFTB for EP3C25 is 30 pF.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com