Electronic Components Datasheet Search
  English  ▼

X  

EP3C55 Datasheet(PDF) 18 Page - Altera Corporation

Part # EP3C55
Description  Cyclone III Device Data Sheet
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3C55 Datasheet(HTML) 18 Page - Altera Corporation

Back Button EP3C55 Datasheet HTML 14Page - Altera Corporation EP3C55 Datasheet HTML 15Page - Altera Corporation EP3C55 Datasheet HTML 16Page - Altera Corporation EP3C55 Datasheet HTML 17Page - Altera Corporation EP3C55 Datasheet HTML 18Page - Altera Corporation EP3C55 Datasheet HTML 19Page - Altera Corporation EP3C55 Datasheet HTML 20Page - Altera Corporation EP3C55 Datasheet HTML 21Page - Altera Corporation EP3C55 Datasheet HTML 22Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 34 page
background image
1–18
Chapter 1: Cyclone III Device Data Sheet
Switching Characteristics
Cyclone III Device Handbook, Volume 2
© January 2010
Altera Corporation
Table 1–25 lists the JTAG timing parameters and values for Cyclone III devices.
Periphery Performance
High-Speed I/O Specifications
Table 1–26 through Table 1–31 list the high-speed I/O timing for Cyclone III devices.
For definitions of high-speed timing specifications, refer to “Glossary” on page 1–27.
Table 1–25. Cyclone III Devices JTAG Timing Parameters
(Note 1)
Symbol
Parameter
Min
Max
Unit
t
JC P
TCK clock period
40
—
ns
t
JC H
TCK clock high time
20
—
ns
t
JC L
TCK clock low time
20
—
ns
t
JP SU_TDI
JTAG port setup time for TDI (2)
1—
ns
t
JP SU_TM S
JTAG port setup time for TMS (2)
3—
ns
t
JP H
JTAG port hold time
10
—
ns
t
JP CO
JTAG port clock to output (2)
—15
ns
t
JP ZX
JTAG port high impedance to valid output (2)
—15
ns
t
JP XZ
JTAG port valid output to high impedance (2)
—15
ns
t
JS SU
Capture register setup time (2)
5—
ns
t
JS H
Capture register hold time
10
—
ns
t
JS CO
Update register clock to output
—
25
ns
t
JS ZX
Update register high impedance to valid output
—
25
ns
t
JS XZ
Update register valid output to high impedance
—
25
ns
Notes to Table 1–25:
(1) For more information about JTAG waveforms, refer to “JTAG Waveform” in “Glossary” on page 1–27.
(2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS
and 1.5-V LVCMOS, the JTAG port clock to output time is 16 ns.
Table 1–26. Cyclone III Devices RSDS Transmitter Timing Specifications
(Note 1), (2) (Part 1 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
f
HSC LK
(input clock
frequency)
×10
10
—
180
10
—
155.5
10
—
155.5
MHz
×8
10
—
180
10
—
155.5
10
—
155.5
MHz
×7
10
—
180
10
—
155.5
10
—
155.5
MHz
×4
10
—
180
10
—
155.5
10
—
155.5
MHz
×2
10
—
180
10
—
155.5
10
—
155.5
MHz
×1
10
—
360
10
—
311
10
—
311
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com