Electronic Components Datasheet Search
  English  ▼

X  

PCF8532 Datasheet(PDF) 5 Page - NXP Semiconductors

Part # PCF8532
Description  Universal LCD driver for low multiplex rates
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8532 Datasheet(HTML) 5 Page - NXP Semiconductors

  PCF8532 Datasheet HTML 1Page - NXP Semiconductors PCF8532 Datasheet HTML 2Page - NXP Semiconductors PCF8532 Datasheet HTML 3Page - NXP Semiconductors PCF8532 Datasheet HTML 4Page - NXP Semiconductors PCF8532 Datasheet HTML 5Page - NXP Semiconductors PCF8532 Datasheet HTML 6Page - NXP Semiconductors PCF8532 Datasheet HTML 7Page - NXP Semiconductors PCF8532 Datasheet HTML 8Page - NXP Semiconductors PCF8532 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 44 page
background image
PCF8532_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 1 — 10 February 2009
5 of 44
NXP Semiconductors
PCF8532
Universal LCD driver for low multiplex rates
The host microprocessor or microcontroller maintains the 2-line I2C-bus communication
channel with the PCF8532.
Biasing voltages for the multiplexed LCD waveforms are generated internally, removing
the need for an external bias generator. The internal oscillator is selected by connecting
pin OSC to VSS. The only other connections required to complete the system are the
power supplies (VDD, VSS and VLCD) and the LCD panel selected for the application.
7.1 Power-on reset
At power-on the PCF8532 resets to a default starting condition:
All backplane and segment outputs are set to VLCD
The selected drive mode is 1:4 multiplex with 1
3 bias
Blinking is switched off
Input and output bank selectors are reset
The I2C-bus interface is initialized
The data pointer and the subaddress counter are cleared (set to logic 0)
The display is disabled
If internal oscillator is selected (OSC pin connected to VSS), then there is no clock
signal on pin CLK
Do not transfer data on the I2C-bus after a power-on for at least 1 ms to allow the reset
action to complete.
7.2 LCD bias generator
Fractional LCD biasing voltages are obtained from an internal voltage divider of three
series resistors connected between VLCD and VSS. The center resistor can be switched
out of the circuit to provide a 1
2 bias voltage level for the 1:2 multiplex configuration.
Fig 3.
Typical system configuration
HOST
MICRO-
PROCESSOR/
MICRO-
CONTROLLER
R
tr
2CB
SDA
SDAACK
SCL
OSC
160 segment drives
4 backplanes
LCD PANEL
(up to 640
elements)
PCF8532
A0
A1
SA0
VDD
VSS
VSS
VDD
VLCD
001aah852



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com