| Electronic Components Datasheet Search |
|
R28 Datasheet(PDF) 352 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R28 Datasheet(HTML) 352 Page - Renesas Technology Corp |
|
352 / 473 page ![]() R8C/28 Group, R8C/29 Group 18. A/D Converter Rev.2.10 Sep 26, 2008 Page 333 of 441 REJ09B0279-0210 Figure 18.5 ADCON1 Register in One-Shot Mode A/D Control Register 1 (1) Symbol Address After Reset ADCON1 00D7h 00h Bit Symbol Bit Name Function RW NOTES: 1. 2. RW Set to 0. Frequency select bit 1 1 : VREF connected Reserved bits Set to 0. 8/10-bit mode select bit 0 : 8-bit mode 1 : 10-bit mode BITS RW If the ADCON1 register is rew ritten during A/D conversion, the conversion result is undefined. CKS1 RW RW RW — (b6-b7) Reserved bits VREF connect bit(2) — (b2-b0) 001 0 b7 b6 b5 b4 When the VCUT bit is set to 1 (connected) from 0 (not connected), w ait for 1 µs or more before starting A/D conversion. b3 b2 VCUT b1 b0 00 Refer to the description of the CKS0 bit in the ADCON0 register function. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |