Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PCA9620 Datasheet(PDF) 51 Page - NXP Semiconductors

Part # PCA9620
Description  Universal LCD driver for low multiplex rates
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9620 Datasheet(HTML) 51 Page - NXP Semiconductors

Back Button PCA9620 Datasheet HTML 47Page - NXP Semiconductors PCA9620 Datasheet HTML 48Page - NXP Semiconductors PCA9620 Datasheet HTML 49Page - NXP Semiconductors PCA9620 Datasheet HTML 50Page - NXP Semiconductors PCA9620 Datasheet HTML 51Page - NXP Semiconductors PCA9620 Datasheet HTML 52Page - NXP Semiconductors PCA9620 Datasheet HTML 53Page - NXP Semiconductors PCA9620 Datasheet HTML 54Page - NXP Semiconductors PCA9620 Datasheet HTML 55Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 71 page
background image
PCA9620
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 1 — 9 December 2010
51 of 71
NXP Semiconductors
PCA9620
Universal LCD driver for low multiplex rates
8.5 I2C-bus controller
The PCA9620 acts as an I2C-bus slave receiver. It does not initiate I2C-bus transfers or
transmit data to an I2C-bus master receiver. The only data output from PCA9620 are the
acknowledge signals and the temperature readout byte of the selected device.
8.6 Input filters
To enhance noise immunity in electrically adverse environments, RC low-pass filters are
provided on the SDA and SCL lines.
8.7 I2C-bus slave address
Device selection depends on the I2C-bus slave address.
Four different I2C-bus slave addresses can be used to address the PCA9620 (see
Table 32).
The least significant bit of the slave address byte is bit R/W. Bit 1 and bit 2 of the slave
address are defined by connecting the inputs A0 and A1 to either VSS (logic 0) or VDD
(logic 1). Therefore, four instances of PCA9620 can be distinguished on the same
I2C-bus.
8.8 I2C-bus protocol
Table 32.
I2C slave address
Slave address
Bit
7
6
5
4
3
2
1
0
MSB
LSB
slave address
0
1
1
1
0
A1
A0
R/W
Fig 47. I2C-bus protocol write mode
EXAMPLES
a) transmit two bytes of RAM data
013aaa293
A
0
S 0 1110
0
control byte
slave address
RAM/command byte
RAM DATA
M
S
B
L
S
B
A
A
P
R/W = 0
S 0 1110
0
0 1
A
A
A
P
RAM DATA
A
b) transmit two command bytes
COMMAND
S 0 1110
0
1 0
A
A
A
P
COMMAND
A
A
c) transmit one command byte and two RAM date bytes
COMMAND
S 0 1110
0
1 0
00
01
A
A
A
P
RAM DATA
A
RAM DATA
A
A
C
O
R
S
A
1
A
0
A
1
A
0
A
1
A
0
A
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com