Electronic Components Datasheet Search
  English  ▼

X  

PCF2123U Datasheet(PDF) 21 Page - NXP Semiconductors

Part # PCF2123U
Description  SPI Real time clock/calendar Time keeping application
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF2123U Datasheet(HTML) 21 Page - NXP Semiconductors

Back Button PCF2123U Datasheet HTML 17Page - NXP Semiconductors PCF2123U Datasheet HTML 18Page - NXP Semiconductors PCF2123U Datasheet HTML 19Page - NXP Semiconductors PCF2123U Datasheet HTML 20Page - NXP Semiconductors PCF2123U Datasheet HTML 21Page - NXP Semiconductors PCF2123U Datasheet HTML 22Page - NXP Semiconductors PCF2123U Datasheet HTML 23Page - NXP Semiconductors PCF2123U Datasheet HTML 24Page - NXP Semiconductors PCF2123U Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 63 page
background image
PCF2123
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 5 — 27 April 2011
21 of 63
NXP Semiconductors
PCF2123
SPI Real time clock/calendar
The minute and second flag (bit MSF) is set logic 1 when either the seconds or the
minutes counter increments according to the currently enabled interrupt. The flag can be
read and cleared by the interface. The status of bit MSF does not affect the INT pulse
generation. If the MSF flag is not cleared prior to the next coming interrupt period, an INT
pulse will still be generated.
The purpose of the flag is to allow the controlling system to interrogate the PCF2123 and
identify the source of the interrupt, i.e., minute or second, countdown timer or alarm.
The duration of both of these timers will be affected by the register Offset_register (see
Section 8.9). Only when the Offset_register has the value 00h the periods will be
consistent.
In this example, TI_TP is set to logic 1 resulting in 1
64 Hz wide interrupt pulse and the MSF flag is
not cleared after an interrupt.
Fig 14. INT example for MI and SI
Table 26.
Effect of bits MI and SI on INT generation
Minute interrupt (bit MI)
Second interrupt (bit SI)
Result
0
0
no interrupt generated
1
0
an interrupt once per minute
0
1
an interrupt once per second
1
1
an interrupt once per second
Table 27.
Effect of MI and SI on MSF
Minute interrupt (bit MI)
Second interrupt (bit SI)
Result
0
0
MSF never set
1
0
MSF set when minutes counter
increments
0
1
MSF set when seconds counter
increments
1
1
MSF set when seconds counter
increments
001aaf905
58
59
59
00
11
seconds counter
minutes counter
INT when SI enabled
MSF when SI enabled
INT when only MI enabled
MSF when only MI enabled
12
00
01



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com