MSP430F4152IPM datasheet(14/82 Pages) TI

14 / 82 page

MSP430F41x2

MIXED SIGNAL MICROCONTROLLER

SLAS648E -- APRIL 2009 -- REVISED MARCH 2011

POST OFFICE BOX 655303

 DALLAS, TEXAS 75265

interrupt flag register 1 and 2

Address

654

321

02h

NMIIFG

RSTIFG

PORIFG

OFIFG

WDTIFG

rw--0

rw--(0)

rw--(1)

rw--1

rw--(0)

WDTIFG

Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on VCC power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG

Flag set on oscillator fault

RSTIFG

External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset

on VCC power-up.

PORIFG

Power-on interrupt flag. Set on VCC power--up.

NMIIFG

Set via RST/NMI-pin

Address

654

321

03h

BTIFG

UCB0

TXIFG

UCB0

RXIFG

UCA0

TXIFG

UCA0

RXIFG

rw--0

rw--1

rw--0

rw--1

rw--0

UCA0RXIFG

USCI_A0 receive interrupt flag

UCA0TXIFG

USCI_A0 transmit interrupt flag

UCB0RXIFG

USCI_B0 receive interrupt flag

UCB0TXIFG

USCI_B0 transmit interrupt flag

BTIFG

Basic Timer1 interrupt flag

Legend

rw:

rw-0,1:

Bit can be read and written.

Bit can be read and written. It is Reset or set by PUC.

Bit can be read and written. It is Reset or set by POR.

rw-(0,1):

SFR bit is not present in device

MSP430F4152IPM Datasheet(PDF) 14 Page - Texas Instruments

MSP430F4152IPM Datasheet(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL