Electronic Components Datasheet Search
  English  ▼

X  

DS80C390 Datasheet(PDF) 3 Page - Dallas Semiconductor

Part # DS80C390
Description  Dual CAN High-Speed Microprocessor
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS80C390 Datasheet(HTML) 3 Page - Dallas Semiconductor

  DS80C390 Datasheet HTML 1Page - Dallas Semiconductor DS80C390 Datasheet HTML 2Page - Dallas Semiconductor DS80C390 Datasheet HTML 3Page - Dallas Semiconductor DS80C390 Datasheet HTML 4Page - Dallas Semiconductor DS80C390 Datasheet HTML 5Page - Dallas Semiconductor DS80C390 Datasheet HTML 6Page - Dallas Semiconductor DS80C390 Datasheet HTML 7Page - Dallas Semiconductor DS80C390 Datasheet HTML 8Page - Dallas Semiconductor DS80C390 Datasheet HTML 9Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 53 page
background image
DS80C390 Dual CAN High-Speed Microprocessor
3 of 53
AC ELECTRICAL CHARACTERISTICS—(MULTIPLEXED ADDRESS/DATA BUS)
(Note 10, Note 11)
40MHz
VARIABLE CLOCK
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
MIN
MAX
UNITS
External oscillator
0
40
0
40
Oscillator Frequency
1 / tCLCL
External crystal
1
40
1
40
MHz
ALE Pulse Width
tLHLL
0.375 tMCS
- 5
ns
Port 0 Instruction Address or
CE0–4
Valid to ALE Low
tAVLL
0.125 tMCS - 5
ns
Address Hold After ALE Low
tLLAX1
0.125 tMCS - 5
ns
ALE Low to Valid Instruction In
tLLIV
0.625 tMCS - 20
ns
ALE Low to
PSEN Low
tLLPL
0.125 tMCS - 5
ns
PSEN Pulse Width
tPLPH
0.5 tMCS - 8
ns
PSEN Low to Valid Instruction In
tPLIV
0.5 tMCS - 20
ns
Input Instruction Hold After
PSEN
tPXIX
0
0
ns
Input Instruction Float After
PSEN
tPXIZ
0.25 tMCS - 5
ns
Port 0 Address to Valid Instruction In
tAVIV1
0.75 tMCS - 22
ns
Port 2, 4 Address to Valid Instruction
In
tAVIV2
0.875 tMCS - 30
ns
PSEN Low to Address Float
tPLAZ
0
0
ns
Note 11:
All parameters apply to both commercial and industrial temperature operation unless otherwise noted. The value tMCS is a function
of the machine cycle clock in terms of the processor’s input clock frequency. These relationships are described in the Stretch Value
Timing
table. All signals characterized with load capacitance of 80pF except Port 0, ALE,
PSEN, RD, and WR with 100pF.
Interfacing to memory devices with float times (turn off times) over 25ns can cause bus contention. This does not damage the
parts, but causes an increase in operating current. Specifications assume a 50% duty cycle for the oscillator. Port 2 and ALE timing
changes in relation to duty cycle variation. Some AC timing characteristic drawings contain references to the CLK signal. This
waveform is provided to assist in determining the relative occurrence of events and cannot be used to determine the timing of
signals relative to the external clock. AC timing is characterized and guaranteed by design but is not production tested.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com