Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ACS42200 Datasheet(PDF) 39 Page - Integrated Device Technology

Part # ACS42200
Description  PORTABLE CONSUMER CODEC
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

ACS42200 Datasheet(HTML) 39 Page - Integrated Device Technology

Back Button ACS42200 Datasheet HTML 35Page - Integrated Device Technology ACS42200 Datasheet HTML 36Page - Integrated Device Technology ACS42200 Datasheet HTML 37Page - Integrated Device Technology ACS42200 Datasheet HTML 38Page - Integrated Device Technology ACS42200 Datasheet HTML 39Page - Integrated Device Technology ACS42200 Datasheet HTML 40Page - Integrated Device Technology ACS42200 Datasheet HTML 41Page - Integrated Device Technology ACS42200 Datasheet HTML 42Page - Integrated Device Technology ACS42200 Datasheet HTML 43Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 89 page
background image
39
V1.2 1/12
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
ACS422X00
ACS422x00
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
•
PWM Control 1 Register
•
PWM Control 2 Register
•
PWM Control 3 Register
3.15. Other Output Capabilities
Each audio analog output can be separately enabled. Disabling outputs serves to reduce power consumption, and is
the default state of the device.
Register Address
Bit
Label
Type
Default
Description
R67 (43h)
PWM1
7
RSVD
R
0
Reserved
6:2
dithpos[4:0]
RW
0
Dither position, where dither inserted after NS.
0,1,2 = dither bits 2:0
4 = dither bits 3:1
5 = dither bits 4:1
....
19 = dither bits 19:17
1
dith_range
RW
0
1 = dither -1 to +1, 0 = -3 to +3
0
dithclr
RW
0
1 = disable dither
Table 44. PWM1 Register
Register Address
Bit
Label
Type
Default
Description
R68 (44h)
PWM2
7:2
dvalue[5:0]
RW
18h
dvalue constant field
1
pwm_outflip
RW
0
1 = swap pwm a/b output pair for all channels
The control lines to the power stage are swapped
inverting the output signal.
0
pwm_outmode
RW
1
1 = tristate, 0 = binary
Table 45. PWM2 Register
Register Address
Bit
Label
Type
Default
Description
R69 (45h)
PWM3
7:6
outctrl[1:0]
RW
00
pwm output muxing
0 = normal
1 = swap 0/1
2 = ch0 on both
3 = ch1 on both
5:0
cvalue[5:0]
RW
0Ah
tristate constant field, must be even and not 0
Table 46. PWM3 Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com