| Electronic Components Datasheet Search |
|
ACS42200 Datasheet(PDF) 13 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ACS42200 Datasheet(HTML) 13 Page - Integrated Device Technology |
|
13 / 89 page ![]() 13 V1.2 1/12 ©2011 INTEGRATED DEVICE TECHNOLOGY, INC. ACS422X00 ACS422x00 LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC 3.2. Volume Control The signal volume can be controlled digitally, across a gain and attenuation range of -95.25dB to 0dB (0.375dB steps). The level of attenuation is specified by an eight-bit code, ‘DACVOL_x’, where ‘x’ is L, or R. The value “00000000” indi- cates mute; other values select the number of 0.375dB steps above -95.625dB for the volume level. The Volume Update bits control the updating of volume control data; when a bit is written as ‘0’, the Left Volume control associated with that bit is updated whenever the left volume register is written and the Right Volume control is updated when ever the right volume register is written. When a bit is written as ‘1’, the left volume data is placed into an internal holding register when the left volume register is written and both the left and right volumes are updated when the right volume register is written. This enables a simultaneous left and right volume update The output path may be muted automatically when a long string of zero data is received. The length of zeros is pro- grammable and a detection flag indicates when a stream of zero data has been detected. Register Address Bit Label Type Default Description R31 (1Fh) CONFIG0 7:6 ASDM[1:0] RW 10h ADC Modulator Rate 5:4 DSDM[1:0] RW 10h DAC Modulator Rate 3:2 RSVD R 0h Reserved for future use. 1 dc_bypass RW 0 1 = bypass DC removal filter (WARNING DC content can damage speakers) 0 RSVD R 0 Reserved Table 5. CONFIG0 Register Register Address Bit Label Type Default Description R10 (0Ah) VUCTL 7 ADCFade RW 1 1 = volume fades between old/new value 0 = volume/mute changes immediately 6 DACFade RW 1 1 = volume fades between old/new value 0 = volume/mute changes immediately 5 RSVD R 0 Reserved for future use. 4INVOLU RW 0 0 = Left input volume updated immediately 1 = Left input volume held until right input volume register written. 3 ADCVOLU RW 0 0 = Left ADC volume updated immediately 1 = Left ADC volume held until right ADC volume register written. 2 DACVOLU RW 0 0 = Left DAC volume updated immediately 1 = Left DAC volume held until right DAC volume register written. 1 SPKVOLU RW 0 0 = Left speaker volume updated immediately 1 = Left speaker volume held until right speaker volume register written. 0 HPVOLU RW 0 0 = Left headphone volume updated immediately 1 = Left headphone volume held until right headphone volume register written. Table 6. Volume Update Control Register |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |