| Electronic Components Datasheet Search |
|
AD5116 Datasheet(PDF) 12 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5116 Datasheet(HTML) 12 Page - Analog Devices |
|
12 / 28 page ![]() AD5110/AD5112/AD5114 Data Sheet Rev. 0 | Page 12 of 28 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TOP VIEW (Not to Scale) AD5110/ AD5112/ AD5114 3 W 4 B 1 VDD 2 A 6 SCL 5 GND 8 VLOGIC 7 SDA NOTES 1. THE EXPOSED PAD IS INTERNALLY FLOATING. Figure 4. Pin Configuration Table 8. Pin Function Descriptions Pin No. Mnemonic Description 1 VDD Positive Power Supply; 2.3 V to 5.5 V. This pin should be decoupled with 0.1 µF ceramic capacitors and 10 µF capacitors. 2 A Terminal A of RDAC. GND ≤ VA ≤ VDD. 3 W Wiper Terminal of RDAC. GND ≤ VW ≤ VDD. 4 B Terminal B of RDAC. GND ≤ VB ≤ VDD. 5 GND Ground Pin, Logic Ground Reference. 6 SCL Serial Clock Line. This pin is used in conjunction with the SDA line to clock data into or out of the 16-bit input registers. 7 SDA Serial Data Line. This pin is used in conjunction with the SCL line to clock data into or out of the 16-bit input registers. It is a bidirectional, open-drain data line that should be pulled to the supply with an external pull-up resistor. 8 VLOGIC Logic Power Supply; 1.8 V to VDD. This pin should be decoupled with 0.1 µF ceramic capacitors and 10 µF capacitors. EPAD Exposed Pad. The exposed pad is internally floating. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |