MPC5554MZP80 datasheet(10/58 Pages) FREESCALE

10 / 58 page

MPC5554 Microcontroller Data Sheet, Rev. 4

Electrical Characteristics

Freescale Semiconductor

3.7

Power-Up/Down Sequencing

Power sequencing between the 1.5 V power supply and VDDSYN or the RESET power supplies is required

if using an external 1.5 V power supply with VRC33 tied to ground (GND). To avoid power-sequencing,

VRC33 must be powered up within the specified operating range, even if the on-chip voltage regulator

controller is not used. Refer to Section 3.7.2, “Power-Up Sequence (VRC33 Grounded),” and

Section 3.7.3, “Power-Down Sequence (VRC33 Grounded).”

Power sequencing requires that VDD33 must reach a certain voltage where the values are read as ones

before the POR signal negates. Refer to Section 3.7.1, “Input Value of Pins During POR Dependent on

VDD33.”

Although power sequencing is not required between VRC33 and VDDSYN during power up, VRC33 must

not lead VDDSYN by more than 600 mV or lag by more than 100 mV for the VRC stage turn-on to operate

within specification. Higher spikes in the emitter current of the pass transistor occur if VRC33 leads or lags

VDDSYN by more than these amounts. The value of that higher spike in current depends on the board power

supply circuitry and the amount of board level capacitance.

Voltage differential during power up such that:

VDD33 can lag VDDSYN or VDDEH6 before VDDSYN and VDDEH6 reach the

VPOR33 and VPOR5 minimums respectively.

VDD33_LAG

—1.0

Absolute value of slew rate on power supply pins

—

V/ms

Required gain at Tj:

IDD  IVRCCTL (@ fsys = fMAX)

6, 8, 9, 10

– 55o C7

BETA11

—

– 40o C70

—

25o C8511

——

150o C

10511

500

—

1 The internal POR signals are V

POR15, VPOR33, and VPOR5. On power up, assert RESET before the internal POR negates.

RESET must remain asserted until the power supplies are within the operating conditions as specified in Table 9 DC Electrical

Specifications. On power down, assert RESET before any power supplies fall outside the operating conditions and until the

internal POR asserts.

2 V

IL_S (Table 9, Spec15) is guaranteed to scale with VDDEH6 down to VPOR5.

3 Supply full operating current for the 1.5 V supply when the 3.3 V supply reaches this range.

4 It is possible to reach the current limit during ramp up—do not treat this event as short circuit current.

5 At peak current for device.

6 Requires compliance with Freescale’s recommended board requirements and transistor recommendations. Board signal

traces/routing from the VRCCTL package signal to the base of the external pass transistor and between the emitter of the pass

transistor to the VDD package signals must have a maximum of 100 nH inductance and minimal resistance

(less than 1

). V

RCCTL must have a nominal 1 F phase compensation capacitor to ground. VDD must have a 20 F (nominal)

bulk capacitor (greater than 4

F over all conditions, including lifetime). Place high-frequency bypass capacitors consisting of

eight 0.01

F, two 0.1 F, and one 1 F capacitors around the package on the V

DD supply signals.

7 Only available on devices that support -55o C.

8 I

VRCCTL is measured at the following conditions: VDD = 1.35 V, VRC33 = 3.1 V, VVRCCTL = 2.2 V.

9 Refer to Table 1 for the maximum operating frequency.

10 Values are based on I

DD from high-use applications as explained in the IDD Electrical Specification.

11 BETA represents the worst-case external transistor. It is measured on a per-part basis and calculated as (I

DD  IVRCCTL).

Table 6. VRC and POR Electrical Specifications (continued)

Spec

Characteristic

Symbol

Min.

Max.

Units

MPC5554MZP80 Datasheet(PDF) 10 Page - Freescale Semiconductor, Inc

MPC5554MZP80 Datasheet(HTML) 10 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL