Electronic Components Datasheet Search
  English  ▼

X  

RT9367C Datasheet(PDF) 6 Page - Richtek Technology Corporation

Part # RT9367C
Description  I2C Programmable White LED Driver with Dual LDO
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RICHTEK [Richtek Technology Corporation]
Direct Link  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT9367C Datasheet(HTML) 6 Page - Richtek Technology Corporation

Back Button RT9367C Datasheet HTML 2Page - Richtek Technology Corporation RT9367C Datasheet HTML 3Page - Richtek Technology Corporation RT9367C Datasheet HTML 4Page - Richtek Technology Corporation RT9367C Datasheet HTML 5Page - Richtek Technology Corporation RT9367C Datasheet HTML 6Page - Richtek Technology Corporation RT9367C Datasheet HTML 7Page - Richtek Technology Corporation RT9367C Datasheet HTML 8Page - Richtek Technology Corporation RT9367C Datasheet HTML 9Page - Richtek Technology Corporation RT9367C Datasheet HTML 10Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
RT9367C
6
DS9367C-01 March 2011
www.richtek.com
(VIN = AVIN = PVIN = VLDOX + 1V, CIN2 = CLDO1 = CLDO2 = 1uF, TA = 25
°C, unless otherwise specified.)
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
LDO Block
Dropout Voltage
VDROP
VLDOx = 3.3V, IOUT = 300mA
--
240
--
mV
Output Voltage Range
VLDOx
1.1
--
3.3
V
VOUT Accuracy
ΔV
IOUT = 1mA
−3
--
3
%
Line Regulation
ΔVLINE
VIN = (VOUT + 0.3V) to 5.5V or
VIN > 2.5V, whichever is larger
--
0.01
0.2
%/V
Load Regulation
ΔVLOAD 1mA < IOUT < 300mA
--
0.01
0.6
%
Current Limit
ILIM
RLOAD = 1Ω
330
500
700
mA
Quiescent Current
IQ
--
60
100
μA
Output Voltage Temperature
Coefficent
--
100
--
ppm/
°C
Thermal Shutdown
TSD
--
170
--
°C
Thermal Shutdown Hysteresis
ΔTSD
--
40
--
°C
I
2
C Block
Input High Voltage
VIH
1.5
--
5.5
V
Input Low Voltage
VIL
0
--
0.4
V
Clock Operating Frequency
fSCL
--
--
400
kHz
Output Low Level
VOL
ISDA = 3mA
--
--
0.4
V
Input High Level Current of SCL,
SDA
IIH
--
2
--
μA
Bus Free Time Between a STOP
and START Condition
tBUF
(Note 5)
1.3
--
--
μs
Hold Time After START Condition tHD,STA
(Note 5)
0.6
--
--
μs
Data Setup Time
tSU,DAT
(Note 5)
200
--
ns
Set-Up Time for STOP Condition
tSU,STO
(Note 5)
0.6
--
--
μs
Input Date Hold Time
tHD,DAT
(Note 5)
200
--
900
ns
Low Period of the SCL Clock
tLOW
(Note 5)
1.3
--
--
μs
High Period of the SCL Clock
tHIGH
(Note 5)
0.6
--
--
μs
Clock Data Fall Time
tf
(Note 5)
20
--
300
ns
Clock Data Rise Time
tr
(Note 5)
20
--
300
ns
Input Low Time for Shutdown
tSHDN
(Note 6) Both SCL and SDA are
floating
400
1000
2000
μs
Logic-High Voltage
VIH
1.5
--
--
ENA
Threshold Logic-Low Voltage
VIL
--
--
0.4
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com