AT91SAM datasheet(9/67 Pages) ATMEL

9 / 67 page

11100BS–ATARM–31-Jul-12

SAM4S Series [Preliminary]

Flash Memory

ERASE

Flash and NVM Configuration Bits Erase

Command

Input

High

VDDIO

Reset State:

- Erase Input

- Internal pull-down enabled

- Schmitt Trigger enabled

(1)

Reset/Test

NRST

Synchronous Microcontroller Reset

I/O

Low

VDDIO

Permanent Internal

pull-up

TST

Test Select

Input

Permanent Internal

pull-down

Universal Asynchronous Receiver Transceiver - UARTx

URXDx

UART Receive Data

Input

UTXDx

UART Transmit Data

Output

PIO Controller - PIOA - PIOB - PIOC

PA0 - PA31

Parallel IO Controller A

I/O

VDDIO

Reset State:

- PIO or System IOs

(2)

- Internal pull-up enabled

- Schmitt Trigger enabled(1)

PB0 - PB14

Parallel IO Controller B

I/O

PC0 - PC31

Parallel IO Controller C

I/O

PIO Controller - Parallel Capture Mode

PIODC0-PIODC7

Parallel Capture Mode Data

Input

VDDIO

PIODCCLK

Parallel Capture Mode Clock

Input

PIODCEN1-2

Parallel Capture Mode Enable

Input

External Bus Interface

D0 - D7

Data Bus

I/O

A0 - A23

Address Bus

Output

NWAIT

External Wait Signal

Input

Low

Static Memory Controller - SMC

NCS0 - NCS3

Chip Select Lines

Output

Low

NRD

Read Signal

Output

Low

NWE

Write Enable

Output

Low

NAND Flash Logic

NANDOE

NAND Flash Output Enable

Output

Low

NANDWE

NAND Flash Write Enable

Output

Low

High Speed Multimedia Card Interface - HSMCI

MCCK

Multimedia Card Clock

I/O

MCCDA

Multimedia Card Slot A Command

I/O

MCDA0 - MCDA3

Multimedia Card Slot A Data

I/O

Table 3-1.

Signal Description List (Continued)

Signal Name

Function

Type

Active

Level

Voltage

reference

Comments

AT91SAM Datasheet(PDF) 9 Page - ATMEL Corporation

AT91SAM Datasheet(HTML) 9 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL