AT91SAM datasheet(29/67 Pages) ATMEL

29 / 67 page

11100BS–ATARM–31-Jul-12

SAM4S Series [Preliminary]

Processor and Architecture

7.1

ARM Cortex-M4 Processor

• Thumb-2 (ISA) subset consisting of all base Thumb-2 instructions, 16-bit and 32-bit

• Harvard processor architecture enabling simultaneous instruction fetch with data load/store

• Three-stage pipeline

• Saturating arithmetic for signal processing

• Hardware division and fast digital-signal-processing oriented multiply accumulate

• Thumb and Debug states

• Handler and Thread modes

• Low latency ISR entry and exit

7.2

APB/AHB bridge

The SAM4S embeds One Peripheral bridge.

The peripherals of the bridge are clocked by MCK.

7.3

Matrix Masters

The Bus Matrix of the SAM4S manages 4 masters, which means that each master can perform

an access concurrently with others, to an available slave.

Each master has its own decoder, which is defined specifically for each master. In order to sim-

plify the addressing, all the masters have the same decodings.

7.4

Matrix Slaves

The Bus Matrix of the SAM4S manages 5 slaves. Each slave has its own arbiter, allowing a dif-

ferent arbitration per slave.

Table 7-1.

List of Bus Matrix Masters

Master 0

Cortex-M4 Instruction/Data

Master 1

Cortex-M4 System

Master 2

Peripheral DMA Controller (PDC)

Master 3

CRC Calculation Unit

Table 7-2.

List of Bus Matrix Slaves

Slave 0

Internal SRAM

Slave 1

Internal ROM

Slave 2

Internal Flash

Slave 3

External Bus Interface

Slave 4

Peripheral Bridge

AT91SAM Datasheet(PDF) 29 Page - ATMEL Corporation

AT91SAM Datasheet(HTML) 29 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL