AT91SAM datasheet(43/67 Pages) ATMEL

43 / 67 page

11100BS–ATARM–31-Jul-12

SAM4S Series [Preliminary]

Figure 10-2. Clock Generator Block Diagram

10.6

Power Management Controller

The Power Management Controller provides all the clock signals to the system. It provides:

• the Processor Clock, HCLK

• the Free running processor clock, FCLK

• the Cortex SysTick external clock

• the Master Clock, MCK, in particular to the Matrix and the memory interfaces

• the USB Clock, UDPCK

• independent peripheral clocks, typically at the frequency of MCK

• three programmable clock outputs: PCK0, PCK1 and PCK2

The Supply Controller selects between the 32 kHz RC oscillator or the crystal oscillator. The

unused oscillator is disabled automatically so that power consumption is optimized.

By default, at startup the chip runs out of the Master Clock using the fast RC oscillator running at

4 MHz.

The user can trim the 8 and 12 MHz RC Oscillator frequency by software.

Power

Management

Controller

XIN

XOUT

Main Clock

MAINCK

Control

Status

PLL and

Divider A

PLLA Clock

PLLACK

12M Main

Oscillator

PLL and

Divider B

On Chip

32k RC OSC

Slow Clock

SLCK

XIN32

XOUT32

Slow Clock

Oscillator

Clock Generator

XTALSEL

PLLB Clock

PLLBCK

On Chip

12/8/4 MHz

RC OSC

MAINSEL

AT91SAM Datasheet(PDF) 43 Page - ATMEL Corporation

AT91SAM Datasheet(HTML) 43 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL