| Electronic Components Datasheet Search |
|
MAX11046 Datasheet(PDF) 15 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX11046 Datasheet(HTML) 15 Page - Maxim Integrated Products |
|
15 / 27 page ![]() 4-/6-/8-Channel, 16-/14-Bit, Simultaneous-Sampling ADCs 15 Maxim Integrated MAX11044/MAX11045/MAX11046/ MAX11054/MAX11055/MAX11056 Detailed Description The MAX11044/MAX11045/MAX11046 and MAX11054/ MAX11055/MAX11056 are fast, low-power ADCs that combine 4, 6, or 8 independent ADC channels in a sin- gle IC. Each channel includes simultaneously sampling independent T/H circuitry that preserves relative phase information between inputs making the MAX11044/ MAX11045/MAX11046 and MAX11054/MAX11055/ MAX11056 ideal for motor control and power monitor- ing. The MAX11044/MAX11045/MAX11046 and MAX11054/MAX11055/MAX11056 are available with ±5V input ranges that feature ±20mA overrange, fault- tolerant inputs. The MAX11044/MAX11045/MAX11046 and MAX11054/MAX11055/MAX11056 operate with a single 4.75V to 5.25V supply. A separate 2.7V to 5.25V supply for digital circuitry makes the devices compatible with low-voltage processors. The MAX11044/MAX11045/MAX11046 and MAX11054/ MAX11055/MAX11056 perform conversions for all chan- nels in parallel by activating independent ADCs. Results are available through a high-speed, 20MHz, parallel data bus after a conversion time of 3µs following the end of a sample. The data bus is bidirectional and allows for easy programming of the configuration register. The MAX11044/MAX11045/MAX11046 and MAX11054/ MAX11055/MAX11056 feature a reference buffer, which Pin Description (continued) PIN MAX11054 (TQFP-EP) MAX11055 (TQFP-EP) MAX11056 (TQFP-EP) NAME FUNCTION 27, 33, 40, 48, 54 27, 33, 40, 48, 54 27, 33, 40, 48, 54 RDC Reference Buffer Decoupling. Connect all RDC outputs together. Bypass to AGND with at least an 80µF total capacitance. See the Layout, Grounding, and Bypassing section. 37 34 31 CH0 Channel 0 Analog Input 39 37 34 CH1 Channel 1 Analog Input 42 39 37 CH2 Channel 2 Analog Input 44 42 39 CH3 Channel 3 Analog Input 41 41 41 REFIO External Reference Input/Internal Reference Output. Place a 0.1µF capacitor from REFIO to AGND. — 44 42 CH4 Channel 4 Analog Input — 47 44 CH5 Channel 5 Analog Input — — 47 CH6 Channel 6 Analog Input — — 50 CH7 Channel 7 Analog Input 61 61 61 WR Active-Low Write Input. Drive WR low to write to the ADC. Configuration registers are loaded on the rising edge of WR. 62 62 62 CS Active-Low Chip-Select Input. Drive CS low when reading from or writing to the ADC. 63 63 63 RD Active-Low Read Input. Drive RD low to read from the ADC. Each rising edge of RD advances the channel output on the data bus. 64 64 64 DB13 14-Bit Parallel Data Bus Digital Output Bit 13 31, 34, 47, 50 31, 50 — I.C. Internally Connected. Connect to AGND. ——— EP Exposed Pad. Internally connected to AGND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |