AD14160KB-4 datasheet(39/52 Pages) AD

39 / 52 page

AD14160/AD14160L

–39–

REV. A

LOAD CAPACITANCE – pF

16.0

8.0

200

100

120

140

160

180

14.0

12.0

4.0

2.0

10.0

6.0

FALL TIME

RISE TIME

Y = 0.005X + 3.7

Y = 0.0031X + 1.1

Figure 31. Typical Output Rise Time (10%–90%)

vs. Load Capacitance (VDD = 5 V)

LOAD CAPACITANCE – pF

100

120

Y = 0.0796X + 1.17

Y = 0.0467X + 0.55

RISE TIME

FALL TIME

140

160

180

200

Figure 32. Typical Output Rise Time (10%–90%)

vs. Load Capacitance (VDD = 3.3 V)

3.5

3.0

2.5

2.0

1.5

1.0

0.5

LOAD CAPACITANCE – pF

200

100

120

140

160

180

FALL TIME

RISE TIME

Y = 0.009X + 1.1

Y = 0.005X + 0.6

Figure 33. Typical Output Rise Time (0.8 V–2.0 V)

vs. Load Capacitance (VDD = 5 V)

LOAD CAPACITANCE – pF

100

120

Y = 0.0391X + 0.36

Y = 0.0305X + 0.24

RISE TIME

FALL TIME

140

160

180

200

Figure 34. Typical Output Rise Time (0.8 V –2.0 V)

vs. Load Capacitance (VDD = 3.3 V)

LOAD CAPACITANCE – pF

–1

200

100

125

150

175

NOMINAL

Y = 0.03X –1.45

Figure 35. Typical Output Delay or Hold vs. Load Capaci-

tance (at Maximum Case Temperature) (VDD = 5 V)

LOAD CAPACITANCE – pF

–1

200

100

125

150

175

NOMINAL

Y = 0.0329X –1.65

Figure 36. Typical Output Delay or Hold vs. Load Capaci-

tance (at Maximum Case Temperature) (VDD = 3.3 V)

AD14160KB-4 Datasheet(PDF) 39 Page - Analog Devices

AD14160KB-4 Datasheet(HTML) 39 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL