| Electronic Components Datasheet Search |
|
AD1819B Datasheet(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD1819B Datasheet(HTML) 16 Page - Analog Devices |
|
16 / 28 page ![]() AD1819B –16– REV. 0 MIX Mono Output Select. 0 = Mix. 1 = Mic. 3D Phat Stereo Enhancement. 0 = Phat Stereo is off. 1 = Phat Stereo is on. POP PCM Output Path. The POP bit controls the optional PCM out 3D bypass path (the pre- and post- 3D PCM outpaths are mutually exclusive). 0 = Pre-3D. 1 = Post-3D. The register should be read before writing to generate a mask for only the bit(s) that need to be changed. The default value is 0000h. 3D Control (Index 22h) g e R m u N e m a N5 1 D4 1 D3 1 D2 1 D1 1 D0 1 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Dt l u a f e D * h 2 2l o r t n o C D 3 XXXXXXXXXXXX 3 P D2 P D1 P D0 P Dh 0 0 0 0 DP [2:0] Depth Control. Sets 3D “Depth” Phat Stereo enhancement according to table below. DP3 . . . DP0 Depth 00% 1 6.67% 14 93.33% 15 100% Power-Down Control/Status (Index 26h) g e R m u N e m a N5 1 D4 1 D3 1 D2 1 D1 1 D0 1 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Dt l u a f e D h 6 2t a t S / l r t n C n w o D - r e w o PX X 5 R P4 R P3 R P2 R P1 R P0 R P XXXX F E RL N AC A DC D Ah 0 0 0 0 Ready Bits: The ready bits are read only, writing to REF, ANL, DAC, ADC will have no effect. These bits indi- cate the status for the AD1819B subsections. If the bit is a one then that subsection is “ready.” Ready is defined as the subsection able to perform in its nominal state. ADC ADC section ready to transmit data. DAC DAC section ready to accept data. ANL Analog gainuators, attenuators, and mixers ready. REF Voltage References, VREF and VREFOUT up to nominal level. PR [5:0] Power-Down Bits. Bits 0 and 1 are to be used individually rather than in combination with each other. The last bit PR3 can be used in combination with PR2 or by itself. Power-Down State Set Bits ADCs and Input Mux Power-Down PR0 DACs Power-Down PR1 Analog Mixer Power-Down (VREF and VREFOUT On) PR1, PR2 Analog Mixer Power-Down (VREF and VREFOUT Off) PR0, PR1, PR3 AC-Link Interface Power-Down PR4 Internal Clocks Disabled PR0, PR1, PR4, PR5 ADC and DAC Power-Down PR0, PR1 VREF Standby Mode PR0, PR1, PR2, PR4, PR5 Total Power-Down PR0, PR1, PR2, PR3, PR4, PR5 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |