Electronic Components Datasheet Search
  English  ▼

X  

PCA9539APW Datasheet(PDF) 5 Page - NXP Semiconductors

Part # PCA9539APW
Description  Low-voltage 16-bit I2C-bus I/O port with interrupt and reset
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9539APW Datasheet(HTML) 5 Page - NXP Semiconductors

  PCA9539APW Datasheet HTML 1Page - NXP Semiconductors PCA9539APW Datasheet HTML 2Page - NXP Semiconductors PCA9539APW Datasheet HTML 3Page - NXP Semiconductors PCA9539APW Datasheet HTML 4Page - NXP Semiconductors PCA9539APW Datasheet HTML 5Page - NXP Semiconductors PCA9539APW Datasheet HTML 6Page - NXP Semiconductors PCA9539APW Datasheet HTML 7Page - NXP Semiconductors PCA9539APW Datasheet HTML 8Page - NXP Semiconductors PCA9539APW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 39 page
background image
PCA9539A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 26 September 2012
5 of 39
NXP Semiconductors
PCA9539A
Low voltage 16-bit I2C-bus I/O port with interrupt and reset
[1]
HWQFN24 package die supply ground is connected to both VSS pin and exposed center pad. VSS pin must
be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board
level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad
on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the
PCB in the thermal pad region.
[2]
Pins P0_0 to P0_7 correspond to bits P0.0 to P0.7. At power-up, all I/O are configured as high-impedance
inputs.
[3]
Pins P1_0 to P1_7 correspond to bits P1.0 to P1.7. At power-up, all I/O are configured as high-impedance
inputs.
6.
Functional description
Refer to Figure 1 “Block diagram of PCA9539A”.
6.1 Device address
A1 and A0 are the hardware address package pins and are held to either HIGH (logic 1)
or LOW (logic 0) to assign one of the four possible slave addresses. The last bit of the
slave address (R/W) defines the operation (read or write) to be performed. A HIGH
(logic 1) selects a read operation, while a LOW (logic 0) selects a write operation.
P1_6[3]
19
16
I/O
Port 1 input/output 6.
P1_7[3]
20
17
I/O
Port 1 input/output 7.
A0
21
18
I
Address input 0. Connect directly to VDD or VSS.
SCL
22
19
I
Serial clock bus. Connect to VDD through a
pull-up resistor.
SDA
23
20
I/O
Serial data bus. Connect to VDD through a
pull-up resistor.
VDD
24
21
power
Supply voltage.
Table 3.
Pin description …continued
Symbol
Pin
Type
Description
TSSOP24
HWQFN24
Fig 4.
PCA9539A device address
R/W
002aah062
1
1
1
0
1
A1
A0
hardware
selectable
slave address
fixed



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com