| Electronic Components Datasheet Search |
|
MIPSZ2012D1R0 Datasheet(PDF) 37 Page - Panasonic Semiconductor |
|
|
|||||||||||||||||||||||||||||
MIPSZ2012D1R0 Datasheet(HTML) 37 Page - Panasonic Semiconductor |
|
37 / 48 page ![]() 37 AN30183A Ver. AEB 1.24 V 1.5 V 1.4 V 2.4 V 2.2 V 2.1 V @ 150 μs 1.5 V 1.4 V VBAT (External input signal) REF (IC output signal) VREG (IC output signal) REGW (IC inner signal) DVDD DET (IC inner signal) RESET (External input signal) LDO1ON (External input signal) VLDO1 (IC output signal) VLDO 2/3/4 (IC output signal) DCDC1 (IC output signal) OSC (IC inner signal) DVDD:VLDO1 (External input signal) VLDO1 is connected directly with DVDD I2C acceptance starts I2C acceptance stops DVDD_DET:High and RESET:High = I2C acceptance ON DVDD_DET:Low and RESET:Low = I2C acceptance OFF at DCDC-start at LDO-start Pin LDO1 stops Pin LDO1 starts I2C starts I2C stops I2C starts I2C stops Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed. OPERATION ( Continued ) 4. Timing Chart (Sequence – 3 (VLDO1 = connected DVDD)) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |