Electronic Components Datasheet Search
  English  ▼

X  

ADV7188BSTZ Datasheet(PDF) 7 Page - Analog Devices

Part # ADV7188BSTZ
Description  Multiformat SDTV Video Decoder with Fast Switch Overlay Support
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7188BSTZ Datasheet(HTML) 7 Page - Analog Devices

Back Button ADV7188BSTZ Datasheet HTML 3Page - Analog Devices ADV7188BSTZ Datasheet HTML 4Page - Analog Devices ADV7188BSTZ Datasheet HTML 5Page - Analog Devices ADV7188BSTZ Datasheet HTML 6Page - Analog Devices ADV7188BSTZ Datasheet HTML 7Page - Analog Devices ADV7188BSTZ Datasheet HTML 8Page - Analog Devices ADV7188BSTZ Datasheet HTML 9Page - Analog Devices ADV7188BSTZ Datasheet HTML 10Page - Analog Devices ADV7188BSTZ Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 112 page
background image
ADV7188
Rev. A | Page 7 of 112
THERMAL SPECIFICATIONS
Table 4.
Parameter
Symbol
Test Conditions
Min
Typ
Max
Unit
Junction-to-Case Thermal Resistance
θJC
4-layer PCB with solid ground plane
7.6
°C/W
Junction-to-Ambient Thermal Resistance (Still Air)
θJA
4-layer PCB with solid ground plane
38.1
°C/W
TIMING SPECIFICATIONS
AVDD = 3.15 V to 3.45 V, DVDD = 1.65 V to 2.0 V, DVDDIO = 3.0 V to 3.6 V, PVDD = 1.71 V to 1.89 V (operating temperature range, unless
otherwise noted).
Table 5.
Parameter1, 2
Symbol
Test Conditions
Min
Typ
Max
Unit
SYSTEM CLOCK AND CRYSTAL
Nominal Frequency
28.63636
MHz
Frequency Stability
±50
ppm
I2C PORT
T
3
SCLK Frequency
400
kHz
SCLK Minimum Pulse Width High
t1
0.6
μs
SCLK Minimum Pulse Width Low
t2
1.3
μs
Hold Time (Start Condition)
t3
0.6
μs
Setup Time (Start Condition)
t4
0.6
μs
SDA Setup Time
t5
100
ns
SCLK and SDA Rise Time
t6
300
ns
SCLK and SDA Fall Time
t7
300
ns
Setup Time for Stop Condition
t8
0.6
μs
RESET FEATURE
Reset Pulse Width
5
ms
CLOCK OUTPUTS
LLC1 Mark-Space Ratio
t9:t10
45:55
55:45
% duty cycle
LLC1 Rising to LLC2 Rising
t11
1
ns
LLC1 Rising to LLC2 Falling
t12
1
ns
DATA AND CONTROL OUTPUTS
Data Output Transitional Time4
t13
Negative clock edge to start of valid data
(tACCESS = t10 − t13)
3.6
ns
Data Output Transitional Time4
t14
End of valid data to negative clock edge
(tHOLD = t9 + t14)
2.4
ns
Propagation Delay to Hi-Z
t15
6
ns
Max Output Enable Access Time
t16
7
ns
Min Output Enable Access Time
t17
4
ns
1 Temperature range TMIN to TMAX is −40°C to +85°C. The minimum/maximum specifications are guaranteed over this range.
2 Guaranteed by characterization.
3 TTL input values are 0 V to 3 V, with rise/fall times ≤3 ns, measured between the 10% and 90% points.
4 SDP timing figures obtained using default drive strength value (0xD5) in Register 0xF4.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com