Electronic Components Datasheet Search
  English  ▼

X  

L9952GXP Datasheet(PDF) 49 Page - STMicroelectronics

Part # L9952GXP
Description  Power management system IC
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9952GXP Datasheet(HTML) 49 Page - STMicroelectronics

Back Button L9952GXP Datasheet HTML 45Page - STMicroelectronics L9952GXP Datasheet HTML 46Page - STMicroelectronics L9952GXP Datasheet HTML 47Page - STMicroelectronics L9952GXP Datasheet HTML 48Page - STMicroelectronics L9952GXP Datasheet HTML 49Page - STMicroelectronics L9952GXP Datasheet HTML 50Page - STMicroelectronics L9952GXP Datasheet HTML 51Page - STMicroelectronics L9952GXP Datasheet HTML 52Page - STMicroelectronics L9952GXP Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 68 page
background image
L9952GXP
Electrical characteristics
Doc ID 13518 Rev 5
49/68
7.14.3
Input PWM 2 Vth for flash mode
The voltages are referred to ground.
6V < VS < 18V; 4.5V < V1 < 5.3V; all outputs open; Tj = -40°C...130°C, unless otherwise
specified.
7.14.4
DI timing
The voltages are referred to ground and currents are assumed positive, when the current
flows into the pin. 6V < VS < 18V; 4.5V < V1 < 5.3V; all outputs open; Tj = -40°C...130°C,
unless otherwise specified.
Table 30.
Input PWM2 Vth for flash mode
Item
Symbol
Parameter
Test condition
Min. Typ. Max. Unit
7.14.13
Vin L
Input low level (Vin rising))
V1 = 5 V
6.1
7.25
8.4
V
7.14.14
Vin H
Input high level
(Vin falling)
V1 = 5 V
7.4
8.4
9.4
V
7.14.15
Vin Hyst
Input hysteresis
V1 = 5 V
0.6
0.8
1.0
V
Table 31.
DI timing
Item
Symbol
Parameter
Test condition
Min. Typ. Max. Unit
7.14.16
tCLK
Clock period
V1 = 5 V
1000
-
ns
7.14.17
tCLKH
Clock high time
V1 = 5 V
400
-
ns
7.14.18
tCLKL
Clock low time
V1 = 5 V
400
-
ns
7.14.19
tset CSN
CSN setup time, CSN low
before rising edge of CLK
V1 = 5 V
400
-
ns
7.14.20
tset CLK
CLK setup time, CLK high
before rising edge of CSN
V1 = 5 V
400
-
ns
7.14.21
tset DI
DI setup time
V1 = 5 V
200
-
ns
7.14.22
thold DI
DI hold time
V1 = 5 V
200
-
ns
7.14.23
tr_in
Rise time of input signal
DI, CLK, CSN
V1 = 5 V
-
100
ns
7.14.24
tf_in
Fall time of input signal
DI, CLK, CSN
V1 = 5 V
-
100
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com