Electronic Components Datasheet Search
  English  ▼

X  

DDC112YK/2K Datasheet(PDF) 26 Page - Texas Instruments

Part # DDC112YK/2K
Description  Dual Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DDC112YK/2K Datasheet(HTML) 26 Page - Texas Instruments

Back Button DDC112YK/2K Datasheet HTML 22Page - Texas Instruments DDC112YK/2K Datasheet HTML 23Page - Texas Instruments DDC112YK/2K Datasheet HTML 24Page - Texas Instruments DDC112YK/2K Datasheet HTML 25Page - Texas Instruments DDC112YK/2K Datasheet HTML 26Page - Texas Instruments DDC112YK/2K Datasheet HTML 27Page - Texas Instruments DDC112YK/2K Datasheet HTML 28Page - Texas Instruments DDC112YK/2K Datasheet HTML 29Page - Texas Instruments DDC112YK/2K Datasheet HTML 30Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 34 page
background image
DDC112
26
SBAS085B
www.ti.com
FIGURE 30. Recommended Shield for DDC112U Layout
Design.
FIGURE 29. Power Supply Connection Options.
DDC112
0.1
µF
< 10
Ω
10
µF
V
S+
One +5V Supply
AV
DD
DV
DD
AV
DD
DV
DD
DDC112
0.1
µF
0.1
µF
0.1
µF
10
µF
V
S+
Separate +5V Supplies
10
µF
V
DD+
Input shielding practices should be taken into consideration
when designing the circuit layout for the DDC112. The inputs
to the DDC112 are high impedance and extremely sensitive
to extraneous noise. Leakage currents between the PCB
traces can exceed the input bias current of the DDC112 if
shielding is not implemented. Figure 30 illustrates an accept-
able approach to this problem. A PC ground plane is placed
around the inputs of the DDC112. This shield helps minimize
coupled noise into the input pins. Additionally, the pins that
DDC112U
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Digital I/O
and
Digital Power
Digital I/O
and
Digital Power
Shield
external
caps when
used
Analog
Ground
Analog
Power
Shield
external
caps when
used
Analog
Ground
Analog
Ground
IN1
IN2
Analog
Ground
are used for the external integration capacitors should be
guarded by a ground plane when the external capacitors are
used.
The approach above reduces leakage affects by surrounding
these sensitive pins with a low impedance analog ground.
Leakage currents from other portions of the circuit will flow
harmlessly to the low impedance analog ground rather than
into the analog input stage of the DDC112.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com