Electronic Components Datasheet Search
  English  ▼

X  

M24128-DF Datasheet(PDF) 29 Page - STMicroelectronics

Part # M24128-DF
Description  128-Kbit serial I²C bus EEPROM
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M24128-DF Datasheet(HTML) 29 Page - STMicroelectronics

Back Button M24128-DF Datasheet HTML 25Page - STMicroelectronics M24128-DF Datasheet HTML 26Page - STMicroelectronics M24128-DF Datasheet HTML 27Page - STMicroelectronics M24128-DF Datasheet HTML 28Page - STMicroelectronics M24128-DF Datasheet HTML 29Page - STMicroelectronics M24128-DF Datasheet HTML 30Page - STMicroelectronics M24128-DF Datasheet HTML 31Page - STMicroelectronics M24128-DF Datasheet HTML 32Page - STMicroelectronics M24128-DF Datasheet HTML 33Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 40 page
background image
DocID16892 Rev 23
29/40
M24128-BW M24128-BR M24128-BF M24128-DF
DC and AC parameters
Table 17. 400 kHz AC characteristics
Symbol
Alt.
Parameter
Min.
Max.
Unit
fC
fSCL
Clock frequency
-
400
kHz
tCHCL
tHIGH
Clock pulse width high
600
-
ns
tCLCH
tLOW
Clock pulse width low
1300
-
ns
tQL1QL2(1)
1. Characterized only, not tested in production.
tF
SDA (out) fall time
20(2)
2. With CL = 10 pF.
300
ns
tXH1XH2
tR
Input signal rise time
(3)
3. There is no min. or max. values for the input signal rise and fall times. It is however
recommended by the I²C specification that the input signal rise and fall times be more than
20 ns and less than 300 ns when fC < 400 kHz.
(3)
ns
tXL1XL2
tF
Input signal fall time
(3)
(3)
ns
tDXCH
tSU:DAT Data in set up time
100
-
ns
tCLDX
tHD:DAT Data in hold time
0
-
ns
tCLQX(4)
4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and
the falling or rising edge of SDA.
tDH
Data out hold time
100(5)
5. 200 ns for previous devices identified by process letter A.
-ns
tCLQV(6)
6. tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach either
0.3VCC or 0.7VCC, assuming that Rbus × Cbus time constant is within the values specified in
Figure 12.
tAA
Clock low to next data valid (access time)
-
900
ns
tCHDL
tSU:STA Start condition setup time
600
-
ns
tDLCL
tHD:STA Start condition hold time
600
-
ns
tCHDH
tSU:STO Stop condition set up time
600
-
ns
tDHDL
tBUF
Time between Stop condition and next Start
condition
1300
-
ns
tWLDL(7)(1)
7. WC=0 set up time condition to enable the execution of a WRITE command.
tSU:WC WC set up time (before the Start condition)
0
-
µs
tDHWH(8)(1)
8. WC=0 hold time condition to enable the execution of a WRITE command.
tHD:WC WC hold time (after the Stop condition)
1
-
µs
tW
tWR
Internal Write cycle duration
-
5
ms
tNS(1)
Pulse width ignored (input filter on SCL and
SDA) - single glitch
-80(9)
9. 100 ns for previous devices identified by process letter A.
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com