Electronic Components Datasheet Search
  English  ▼

X  

AD9523 Datasheet(PDF) 52 Page - Analog Devices

Part # AD9523
Description  Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9523 Datasheet(HTML) 52 Page - Analog Devices

Back Button AD9523 Datasheet HTML 48Page - Analog Devices AD9523 Datasheet HTML 49Page - Analog Devices AD9523 Datasheet HTML 50Page - Analog Devices AD9523 Datasheet HTML 51Page - Analog Devices AD9523 Datasheet HTML 52Page - Analog Devices AD9523 Datasheet HTML 53Page - Analog Devices AD9523 Datasheet HTML 54Page - Analog Devices AD9523 Datasheet HTML 55Page - Analog Devices AD9523 Datasheet HTML 56Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 60 page
background image
AD9523
Data Sheet
Rev. C | Page 52 of 60
Table 52. PLL1 Output Control (PLL1_OUT, Pin 72)
Address
Bits
Bit Name
Description
0x1BA
[7:5]
Reserved
Reserved
4
PLL1 output CMOS driver
strength
CMOS driver strength
1: weak
0: strong
[3:0]
PLL1 output divider
0000: divide-by-1
0001: divide-by-2 (default)
0010: divide-by-4
0100: divide-by-8
1000: divide-by-16
No other inputs permitted
Table 53. PLL1 Output Channel Control
Address
Bits
Bit Name
Description
0x1BB
7
PLL1 output driver power-down
PLL1 output driver power-down
[6:4]
Reserved
Reserved
3
Route VCXO clock to
Channel 3 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input.
0: channel uses VCO divider output clock
2
Route VCXO clock to
Channel 2 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input.
0: channel uses VCO divider output clock
1
Route VCXO clock to
Channel 1 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input.
0: channel uses VCO divider output clock
0
Route VCXO clock to
Channel 0 divider input
1: channel uses VCXO clock. Routes VCXO clock to divider input.
0: channel uses VCO divider output clock
Readback (Address 0x22C to Address 0x22D)
Table 54. Readback Registers (Readback 0 and Readback 1)
Address
Bits
Bit Name
Description
0x22C
7
Status PLL2 reference clock
1: OK
0: off/clocks are missing
6
Status PLL1 feedback clock
1: OK
0: off/clocks are missing
5
Status VCXO
1: OK
0: off/clocks are missing
4
Status REF_TEST
1: OK
0: off/clocks are missing
3
Status REFB
1: OK
0: off/clocks are missing
2
Status REFA
1: OK
0: off/clocks are missing
1
Lock detect PLL2
1: locked
0: unlocked
0
Lock detect PLL1
1: locked
0: unlocked
0x22D
[7:4]
Reserved
Reserved
3
Holdover active
1: holdover is active (both references are missing)
0: normal operation
2
Selected reference
(in auto mode)
Selected reference (applies only when the device automatically selects the reference;
for example, not in manual control mode)
1: REFB
0: REFA
1
Reserved
Reserved
0
VCO calibration in progress
1: VCO calibration in progress
0: VCO calibration not in progress



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com