| Electronic Components Datasheet Search |
|
APW8811 Datasheet(PDF) 18 Page - Anpec Electronics Coropration |
|
|
|||||||||||||||||||||||||||||
APW8811 Datasheet(HTML) 18 Page - Anpec Electronics Coropration |
|
18 / 23 page ![]() Copyright © ANPEC Electronics Corp. Rev. A.3 - Sep., 2012 APW8811 www.anpec.com.tw 18 Layout Consideration (Cont.) Application Information (Cont.) • Keep the switching nodes (UGATEx, LGATEx, BOOTx, and PHASEx) away from sensitive small signal nodes (REF, ILIMx, and FBx) since these nodes are fast mov- ing signals. Therefore, keep traces to these nodes as short as possible and there should be no other weak signal traces in parallel with theses traces on any layer. • The signals going through theses traces have both high dv/dt and high di/dt, with high peak charging and discharging current. The traces from the gate drivers to the MOSFETs (UGATEx and LGATEx) should be short and wide. • Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane be- tween the two pads reduces the voltage bounce of the node. • Decoupling capacitor, the resistor dividers, boot capacitors, and current-limit stetting resistor should be close to their pins. (For example, place the decoupling ceramic capacitor near the drain of the high-side MOSFET as close as possible. The bulk capacitors are also placednear the drain.) • The input capacitor should be near the drain of the upper MOSFET; the high quality ceramic decoupling capacitor can be put close to the VCC and GND pins; the output capacitor should be near the loads. The input capacitor GND should be close to the output ca- pacitor GND and the lower MOSFET GND. • The drain of the MOSFETs (V IN and PHASEx nodes) should be a large plane for heat sinking. And PHASEx pin traces are also the return path for UGATEx. Con- nect these pins to the respective converter’s upper MOSFET source. • The controller used ripple mode control. Build the re- sistor divider close to the FB1 pin so that the high impedance trace is shorter when the output voltage is in adjustable mode. And the FB1 pin traces can’t be close to the switching signal traces (UGATEx, LGATEx, BOOTx, and PHASEx). • The PGND trace should be a separate trace, and in- dependently go to the source of the low-side MOSFETs for current-limit accuracy. TQFN4x4-24A 0.5mm 0.25mm 0.46mm 4mm * Just Recommend 0.5mm * 4mm 2.25mm 0.4mm ThermalVia diameter 0.3mm X 4 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |