 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DMVA3 Datasheet(PDF) 116 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DMVA3 Datasheet(HTML) 116 Page - Texas Instruments |
|
|
116 / 287 page  DMVA3, DMVA4 SPRS872B – MAY 2013 – REVISED DECEMBER 2013 www.ti.com Table 4-9. Pins Used in EMAC[0] MII/GMII, RGMII, and RMII Boot Modes (continued) SIGNAL NAMES PIN NO. MII/GMII TYPE RGMII TYPE RMII TYPE AK5 EMAC[0]_MRXD[7] I EMAC[0]_RGTXD[1] O DEFAULT AJ6 EMAC[0]_MRXDV I DEFAULT DEFAULT AJ2 EMAC[0]_MRXER I EMAC[0]_RGTXCTL O EMAC[0]_RMRXER I AG4 EMAC[0]_MTCLK I EMAC[0]_RGRXC I DEFAULT AK6 EMAC[0]_MTXD[0] O DEFAULT DEFAULT AJ7 EMAC[0]_MTXD[1] O DEFAULT DEFAULT AK7 EMAC[0]_MTXD[2] O DEFAULT DEFAULT AE4 EMAC[0]_MTXD[3] O DEFAULT DEFAULT AK8 EMAC[0]_MTXD[4] O DEFAULT DEFAULT AJ8 EMAC[0]_MTXD[5] O DEFAULT DEFAULT AH8 EMAC[0]_MTXD[6] O DEFAULT DEFAULT AG8 EMAC[0]_MTXD[7] O DEFAULT DEFAULT AF8 EMAC[0]_MTXEN O DEFAULT DEFAULT AG2 MDCLK O MDCLK O MDCLK O AG3 MDIO I/O MDIO I/O MDIO I/O 4.2.7 PCIe Bootmode (PCIE_32 and PCIE_64) Table 4-10 lists the device pins that are configured by the ROM for the PCIe boot mode. Table 4-10. Pins Used in PCIe Bootmode SIGNAL NAME PIN NO. TYPE PCIE_TXP0 L31 O PCIE_TXN0 K31 O PCIE_RXP0 K30 I PCIE_RXN0 J30 I SERDES_CLKP H30 I SERDES_CLKN H31 I 4.2.8 UART Bootmode Table 4-11 lists the device pins that are configured by the ROM for the UART boot mode. Table 4-11. Pins Used in UART Bootmode SIGNAL NAME PIN NO. TYPE UART0_RXD J26 I UART0_TXD E28 O 4.3 Pin Multiplexing Control Device level pin multiplexing is controlled on a pin-by-pin basis by the MUXMODE bits of the PINCNTL1 – PINCNTL270 registers in the Control Module. Pin multiplexing selects which one of several peripheral pin functions controls the pin's I/O buffer output data values. Table 4-12 shows the peripheral pin functions associated with each MUXMODE setting for all multiplexed pins. The default pin multiplexing control for almost every pin is to select MUXMODE = 0x0, in which case the pin's I/O buffer is 3-stated. 116 Device Configurations Copyright © 2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: DMVA3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
