 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
APA300 Datasheet(PDF) 1 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
APA300 Datasheet(HTML) 1 Page - Actel Corporation |
|
|
1 / 174 page  December 2005 i © 2005 Actel Corporation ProASICPLUS® Flash Family FPGAs Features and Benefits High Capacity Commercial and Industrial • 75,000 to 1 Million System Gates • 27 k to 198 kbits of Two-Port SRAM • 66 to 712 User I/Os Military • 300, 000 to 1 million System Gates • 72 k to 198 kbits of Two Port SRAM • 158 to 712 User I/Os Reprogrammable Flash Technology • 0.22 µm 4 LM Flash-Based CMOS Process • Live At Power-Up (LAPU) Level 0 Support • Single-Chip Solution • No Configuration Device Required • Retains Programmed Design during Power-Down/Up Cycles • Mil/Aero Devices Operate over Full Military Temperature Range Performance • 3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military temperature) • Two Integrated PLLs • External System Performance up to 150 MHz Secure Programming • The Industry’s Most Effective Security Key (FlashLock®) Low Power • Low Impedance Flash Switches • Segmented Hierarchical Routing Structure • Small, Efficient, Configurable (Combinatorial or Sequential) Logic Cells High Performance Routing Hierarchy • Ultra-Fast Local and Long-Line Network • High-Speed Very Long-Line Network • High-Performance, Low Skew, Splittable Global Network • 100% Routability and Utilization I/O • Schmitt-Trigger Option on Every Input • 2.5 V/3.3 V Support with Individually-Selectable Voltage and Slew Rate • Bidirectional Global I/Os • Compliance with PCI Specification Revision 2.2 • Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant • Pin Compatible Packages across the ProASICPLUS Family Unique Clock Conditioning Circuitry • PLL with Flexible Phase, Multiply/Divide and Delay Capabilities • Internal and/or External Dynamic PLL Configuration • Two LVPECL Differential Pairs for Clock or Data Inputs Standard FPGA and ASIC Design Flow • Flexibility with Choice of Industry-Standard Front-End Tools • Efficient Design through Front-End Timing and Gate Optimization ISP Support • In-System Programming (ISP) via JTAG Port SRAMs and FIFOs • ACTgen Netlist Generation Ensures Optimal Usage of Embedded Memory Blocks • 24 SRAM and FIFO Configurations with Synchronous and Asynchronous Operation up to 150 MHz (typical) ® Table 1 • ProASICPLUS Product Profile Device APA075 APA150 APA3001 APA450 APA6001 APA750 APA10001 Maximum System Gates 75,000 150,000 300,000 450,000 600,000 750,000 1,000,000 Tiles (Registers) 3,072 6,144 8,192 12,288 21,504 32,768 56,320 Embedded RAM Bits (k=1,024 bits) 27 k 36k 72 k 108 k 126 k 144 k 198 k Embedded RAM Blocks (256x9) 12 16 32 48 56 64 88 LVPECL 222 2 2 2 2 PLL 222 2 2 2 2 Global Networks 444 4 4 4 4 Maximum Clocks 24 32 32 48 56 64 88 Maximum User I/Os 158 242 290 344 454 562 712 JTAG ISP Yes Yes Yes Yes Yes Yes Yes PCI Yes Yes Yes Yes Yes Yes Yes Package (by pin count) TQFP 100, 144 100 – – – – – PQFP 208 208 208 208 208 208 208 PBGA – 456 456 456 456 456 456 FBGA 144 144, 256 144, 256 144, 256, 484 256, 484, 676 676, 896 896, 1152 CQFP2 208, 352 208, 352 208, 352 CCGA/LGA2 624 624 Notes: 1. Available as Commercial/Industrial and Military/MIL-STD-883B devices. 2. These packages are available only for Military/MIL-STD-883B devices. v5.2 |
Similar Part No. - APA300 |
|
Similar Description - APA300 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
