TAS5076 datasheet(33/64 Pages) TI

33 / 64 page

Serial Control Interface Register Definitions

SLES090A—November 2003—Revised January 2004

TAS5076

3.2

Error Status Register (0x01)

Table 3−3. Error Status Register

FUNCTION

−

FS error has occurred

−

Control pin change has occurred

−

LRCLK error

−

MCLK_IN count error

−

DCLK phase error with respect to MCLK_IN

−

MCLK_IN phase error with respect to DCLK

−

PWM timing error

No errors—no control pins changed (see Note 1)

NOTE 1: Write 00h to clear error indications in error status register.

3.3

System Control Register 0 (0x02)

Table 3−4. System Control Register 0

FUNCTION

−

Normal mode (in slave mode—quad speed detected if MCLK_IN = 128 Fs)

−

Double speed

−

Quad speed

−

Illegal

−

Use de-emphasis pin controls

−

Use de-emphasis I2C controls

−

No de-emphasis

−

De-emphasis for Fs = 32 kHz

−

De-emphasis for Fs = 44.1 kHz

−

De-emphasis for Fs = 48 kHz

−

16 bit, MSB first; right justified

−

20 bit, MSB first; right justified

−

24 bit, MSB first; right justified

−

16-bit I2S

−

20-bit I2S

−

24-bit I2S

−

16-bit MSB first

−

16-bit DSP frame

TAS5076 Datasheet(PDF) 33 Page - Texas Instruments

TAS5076 Datasheet(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL