| Electronic Components Datasheet Search |
|
T5743 Datasheet(PDF) 4 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
T5743 Datasheet(HTML) 4 Page - ATMEL Corporation |
|
4 / 41 page ![]() 4 T5743 4569A–RKE–12/02 RF Front-end The RF front-end of the receiver is a heterodyne configuration that converts the input signal into a 1 MHz IF signal. According to Figure 3, the front-end consists of an LNA (low-noise amplifier), LO (local oscillator), a mixer and an RF amplifier. The LO generates the carrier frequency for the mixer via a PLL synthesizer. The XTO (crystal oscillator) generates the reference frequency f XTO. The VCO (voltage-controlled oscillator) generates the drive voltage frequency f LO for the mixer. fLO is dependent on the voltage at Pin LF. f LO is divided by factor 64. The divided frequency is compared to f XTO by the phase frequency detector. The current output of the phase frequency detec- tor is connected to a passive loop filter and thereby generates the control voltage V LF for the VCO. By means of that configuration V LF is controlled in a way that fLO/64 is equal to f XTO. If fLO is determined, fXTO can be calculated using the following formula: fXTO = fLO/64. The XTO is a one-pin oscillator that operates at the series resonance of the quartz crys- tal. According to Figure 4, the crystal should be connected to GND via a capacitor CL. The value of that capacitor is recommended by the crystal supplier. The value of CL should be optimized for the individual board layout to achieve the exact value of f XTO and hereby of f LO. When designing the system in terms of receiving bandwidth, the accuracy of the crystal and the XTO must be considered. Figure 4. PLL Peripherals The passive loop filter connected to Pin LF is designed for a loop bandwidth of BLoop = 100 kHz. This value for BLoop exhibits the best possible noise performance of the LO. Figure 4 shows the appropriate loop filter components to achieve the desired loop bandwidth. If the filter components are changed for any reason please notify that the maximum capacitive load at Pin LF is limited. If the capacitive load is exceeded, a bit check may no longer be possible since f LO cannot settle in time before the bit check starts to evaluate the incoming data stream. Self polling does therefore also not work in that case. f LO is determined by the RF input frequency fRF and the IF frequency fIF using the follow- ing formula: f LO = fRF - fIF To determine f LO, the construction of the IF filter must be considered at this point. The nominal IF frequency is f IF = 1 MHz. To achieve a good accuracy of the filter’s corner fre- quencies, the filter is tuned by the crystal frequency f XTO. This means that there is a fixed relation between f IF and fLO. This relation is dependent on the logic level at Pin MODE. DVCC XTO LF LFVCC LFGND V C C10 R1 C9 S L V S R1 = 820 W C9 = 4.7 nF C10 = 1 nF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |