Electronic Components Datasheet Search
  English  ▼

X  

LD1072SS Datasheet(PDF) 29 Page - LDT Co., Ltd

Part # LD1072SS
Description  16-CH LED DRIVER WITH DOT CORRECTION
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LDT [LDT Co., Ltd]
Direct Link  http://www.ldt.co.kr/
Logo LDT - LDT Co., Ltd

LD1072SS Datasheet(HTML) 29 Page - LDT Co., Ltd

Back Button LD1072SS Datasheet HTML 25Page - LDT Co., Ltd LD1072SS Datasheet HTML 26Page - LDT Co., Ltd LD1072SS Datasheet HTML 27Page - LDT Co., Ltd LD1072SS Datasheet HTML 28Page - LDT Co., Ltd LD1072SS Datasheet HTML 29Page - LDT Co., Ltd LD1072SS Datasheet HTML 30Page - LDT Co., Ltd LD1072SS Datasheet HTML 31Page - LDT Co., Ltd LD1072SS Datasheet HTML 32Page - LDT Co., Ltd LD1072SS Datasheet HTML 33Page - LDT Co., Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 34 page
background image
Ver1.0
28
LD1072
16-CH LED DRIVER WITH DOT CORRECTION AND 12-BIT PWM CONTROL
The LD1072 can adjust the brightness of each channel OUTn using a PWM control scheme. The use of 12 bits per
channel results in 4096 different brightness steps, from 0% to 100% brightness. Equation 9 determines the brightness
level for each output n:
Brightness in % = PWMn/4095 X 100
(10)
PWMn = the programmed PWM value for output n (PWMn = 0 to 4095) n = 0 to 15
PWM data for all OUTn
The input shift register enters PWM data into the PWM register for all channels simultaneously. The complete PWM
data format consists of 16 x 12 bit words, which forms a 192-bit wide data packet (see Figure 19). The data packet
must be clocked in with the MSB first.
SETTING PWM
When MOD is set to GND the LD1072 enters the PWM data input mode. The device switches the input
shift register to 192-bit width. After all data is clocked in, a rising edge of the ST signal latches the data
into the PWM register (see Figure 22). New PWM data immediately becomes valid at the rising edge of the
ST signal; therefore, new PWM data should be latched at the end of a PWM cycle when OEB is high. The
first PWM data input cycle after dot correction requires an additional CLK pulse after the ST signal to
complete the PWM update cycle. All PWM data in the input shift register is replaced with status
information data (SID) after updating the PWM register.
MOD
ST
PWM
LSB
PWM n +
1
LSB
DIN
CLK
DO
DC Mode
Data Input
Cycle
First PWM Mode Data
Input Cycle After DC Data Input Cycle
Following PWM Mode Data
Input Cycle
t
h3
t
su3
t
h3
DC
LSB
PW
M
MS
B
PWM +1
MSB
96
1
19
2
19
3
1
19
2
t
su1
t
h1
t
h2
t
su2
DC n
LSB
X
X
PW
M
MS
B
SID
MSB-1
SID
LSB
SID n+1
MSB
t
pd0
t
su2
SID
MS
B
DC
MS
B
Figure 22. PWM Data Input Timing Chart
MSB
PWM
15.11
PWM 15.0
PWM
14.11
PWM 1.0
PWM 0.11
PWM 0.0
LSB
0
11
12
179
180
191
PWM
OUT15
PWM OUT14 – PWM OUT1
PWM OUT0
Figure 21. PWM Data Packet Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com