Electronic Components Datasheet Search
  English  ▼

X  

CS4954 Datasheet(PDF) 36 Page - Cirrus Logic

Part # CS4954
Description  NTSC/PAL Digital Video Encoder
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4954 Datasheet(HTML) 36 Page - Cirrus Logic

Back Button CS4954 Datasheet HTML 32Page - Cirrus Logic CS4954 Datasheet HTML 33Page - Cirrus Logic CS4954 Datasheet HTML 34Page - Cirrus Logic CS4954 Datasheet HTML 35Page - Cirrus Logic CS4954 Datasheet HTML 36Page - Cirrus Logic CS4954 Datasheet HTML 37Page - Cirrus Logic CS4954 Datasheet HTML 38Page - Cirrus Logic CS4954 Datasheet HTML 39Page - Cirrus Logic CS4954 Datasheet HTML 40Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 56 page
background image
CS4954 CS4955
36
DS278PP4
Control Register 0
Address
0
×00
CONTROL_0
Read/Write
Default Value = 01h
Control Register 1
Address
0
×01
CONTROL_1
Read/Write
Default Value = 02h
Bit Number
7
6543
210
Bit Name
TV_FMT
MSTR
CCIR656
PROG
IN_MODE
CBCR_UV
Default
0
0000
001
Bit
Mnemonic
Function
7:5
TV_FMT
selects the TV display format
000:
NTSC-M CCIR601 timing (default)
001:
NTSC-M RS170A timing
010:
PAL-B, D, G, H, I
011:
PAL-M
100:
PAL-N (Argentina)
101:
PAL-N (non Argentina)
110-111:
reserved
4MSTR
1 = Master Mode, 0 = Slave Mode
3
CCIR656
video input is in ITU R.BT656 format (0 = off, 1 = on)
2PROG
Progressive scanning enable (enable = 1)
1
IN_MODE
Input select (0 = solid background, 1 = use V [7:0] data)
0
CBCR_UV
enable YCbCr to YUV conversion (1 = enable, 0 = disable)
Bit Number
76
54321
0
Bit Name
LUM DEL
CH BW
LPF_ON
RGB_BW
FLD
PED
CBCRSEL
Default
00
00001
0
Bit
Mnemonic
Function
7:6
LUM DEL
luma delay on the composite1 output
00:
no delay (default)
01:
1 pixel clock delay
10:
2 pixel clock delay
11:
3 pixel clock delay
5
CH BW
chroma lpf bandwidth (0 = 650 kHz, 1 = 1.3 Mhz)
4LPF ON
chroma lpf on/off (0 = off, 1 = on)
3RGB_BW
0 = Full bandwidth on RGB, 1 = BW reduced to 2.5 MHz (3 dB point) (default 0)
2FLD_POL
Polarity of Field (0: odd field = 0,1: odd field = 1)
1
PED
Pedestal offset (0: 0 IRE, 1: 7.5 IRE)
0
CBCRSEL
CbCr select (0 = chroma undelayed, 1 = chroma delayed by one clock)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com