DS1004 datasheet(6/6 Pages) DALLAS

Part #	DS1004

Description	5-Tap High Speed Silicon Delay Line

PDF	6 Pages

Scroll/Zoom	100%

Manufacturer	DALLAS [Dallas Semiconductor]

Direct Link	https://www.maximintegrated.com/en.html

Logo

6 / 6 page

DS1004

6 of 6

TERMINOLOGY

Period: The time elapsed between the leading edge of the first pulse and the leading edge of the

following pulse.

tWI (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the

1.5V point on the trailing edge or the 1.5V point on the trailing edge and the 1.5V point on the leading

edge.

tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the

input pulse.

tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the

input pulse.

tPLH (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input

pulse and the 1.5V point on the leading edge of the output pulse.

tPHL (Time Delay, Falling): The elapsed time between the 1.5V point on the falling edge of the input

pulse and the 1.5V point on the falling edge of the output pulse.

DS1004 Datasheet(PDF) 6 Page - Dallas Semiconductor