DS1040

5 of 6

POWER-UP TIMING DIAGRAM Figure 3

TEST CIRCUIT Figure 4

TERMINOLOGY

Period:

The time elapsed between the leading edge of the first trigger pulse and the leading edge of the

following trigger pulse.

and the 1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the

leading edge.