Electronic Components Datasheet Search
  English  ▼

X  

COP8SCR9 Datasheet(PDF) 79 Page - Texas Instruments

Part # COP8SCR9
Description  COP8SBR9/COP8SCR9/COP8SDR9 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
PDF  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

COP8SCR9 Datasheet(HTML) 79 Page - Texas Instruments

Back Button COP8SCR9 Datasheet HTML 75Page - Texas Instruments COP8SCR9 Datasheet HTML 76Page - Texas Instruments COP8SCR9 Datasheet HTML 77Page - Texas Instruments COP8SCR9 Datasheet HTML 78Page - Texas Instruments COP8SCR9 Datasheet HTML 79Page - Texas Instruments COP8SCR9 Datasheet HTML 80Page - Texas Instruments COP8SCR9 Datasheet HTML 81Page - Texas Instruments COP8SCR9 Datasheet HTML 82Page - Texas Instruments COP8SCR9 Datasheet HTML 83Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 105 page
background image
COP8SBR9, COP8SCR9, COP8SDR9
www.ti.com
SNOS537I – JUNE 2000 – REVISED MARCH 2013
•
When using any of the ISP functions in Boot ROM, the ISP routines will service the WATCHDOG
within the selected upper window. Upon return to flash memory, the WATCHDOG is serviced, the
lower window is enabled, and the user can service the WATCHDOG anytime following exit from Boot
ROM, but must service it within the selected upper window to avoid a WATCHDOG error.
5.15.4 DETECTION OF ILLEGAL CONDITIONS
The device can detect various illegal conditions resulting from coding errors, transient noise, power supply
voltage drops, runaway programs, etc.
Reading of unprogrammed ROM gets zeros. The opcode for software interrupt is 00. If the program
fetches instructions from unprogrammed ROM, this will force a software interrupt, thus signaling that an
illegal condition has occurred.
The subroutine stack grows down for each call (jump to subroutine), interrupt, or PUSH, and grows up for
each return or POP. The stack pointer is initialized to RAM location 06F Hex during reset. Consequently, if
there are more returns than calls, the stack pointer will point to addresses 070 and 071 Hex (which are
undefined RAM). Undefined RAM from addresses 070 to 07F (Segment 0), and all other segments (i.e.,
Segments 4... etc.) is read as all 1's, which in turn will cause the program to return to address 7FFF Hex.
The Option Register is located at this location and, when accessed by an instruction fetch, will respond
with an INTR instruction (all 0's) to generate a software interrupt, signalling an illegal condition on overpop
of the stack.
Thus, the chip can detect the following illegal conditions:
1. Executing from undefined Program Memory
2. Over “POP”ing the stack by having more returns than calls.
When the software interrupt occurs, the user can re-initialize the stack pointer and do a recovery
procedure before restarting (this recovery program is probably similar to that following reset, but might not
contain the same program initialization procedures). The recovery program should reset the software
interrupt pending bit using the RPND instruction.
5.16 MICROWIRE/PLUS
MICROWIRE/PLUS
is
a
serial
SPI
compatible
synchronous
communications
interface.
The
MICROWIRE/PLUS capability enables the device to interface with MICROWIRE/PLUS or SPI peripherals
(i.e. A/D converters, display drivers, EEPROMs etc.) and with other microcontrollers which support the
MICROWIRE/PLUS or SPI interface. It consists of an 8-bit serial shift register (SIO) with serial data input
(SI), serial data output (SO) and serial shift clock (SK). Figure 5-23 shows a block diagram of the
MICROWIRE/PLUS logic.
The shift clock can be selected from either an internal source or an external source. Operating the
MICROWIRE/PLUS arrangement with the internal clock source is called the Master mode of operation.
Similarly, operating the MICROWIRE/PLUS arrangement with an external shift clock is called the Slave
mode of operation.
The CNTRL register is used to configure and control the MICROWIRE/PLUS mode. To use the
MICROWIRE/PLUS, the MSEL bit in the CNTRL register is set to one. In the master mode, the SK clock
rate is selected by the two bits, SL0 and SL1, in the CNTRL register. Table 5-22 details the different clock
rates that may be selected.
Table 5-22. MICROWIRE/PLUS Master Mode Clock Select
SL1
SL0
SK Period(1)
0
0
2 × tC
0
1
4 × tC
1
x
8 × tC
(1)
Where tC is the instruction cycle clock
Copyright © 2000–2013, Texas Instruments Incorporated
Functional Description
79
Submit Documentation Feedback
Product Folder Links: COP8SBR9 COP8SCR9 COP8SDR9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com