Electronic Components Datasheet Search
  English  ▼

X  

GMS81608 Datasheet(PDF) 30 Page - Hynix Semiconductor

Part # GMS81608
Description  LG Semicon 8-bit Microcontrollers
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS81608 Datasheet(HTML) 30 Page - Hynix Semiconductor

Back Button GMS81608 Datasheet HTML 26Page - Hynix Semiconductor GMS81608 Datasheet HTML 27Page - Hynix Semiconductor GMS81608 Datasheet HTML 28Page - Hynix Semiconductor GMS81608 Datasheet HTML 29Page - Hynix Semiconductor GMS81608 Datasheet HTML 30Page - Hynix Semiconductor GMS81608 Datasheet HTML 31Page - Hynix Semiconductor GMS81608 Datasheet HTML 32Page - Hynix Semiconductor GMS81608 Datasheet HTML 33Page - Hynix Semiconductor GMS81608 Datasheet HTML 34Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 79 page
background image
BASIC INTERVAL TIMER
The GMS81604 has one 8-bit Basic Interval Timer that
is free-run, can not stop. Block diagram is shown in
Figure 11.
The 8-bit Basic interval timer register (BITR) is incre-
mented every internal count pulse which is divided by
prescaler. Since prescaler has divided ratio by 16 to
2048, the count rate is 1/16 to 1/2048 of the oscillator
frequency. As the count overflows from FFH to 00H,
this overflow causes to generate the Basic interval
timer interrupt. The BITR is interrupt request flag of
Basic interval timer.
Caution:
All control bits of Basic interval timer are in
CKCTLR register which is located at same ad -
dress of BITR (address D3H ). Address D3H is
read as BITR, written to CKCTLR.
When write "1" to bit BTCL of CKCTLR, data register
is cleared to "0" and restart to count-up. It becomes "0"
after one machine cycle by hardware.
÷16
÷32
÷64
÷128
÷256
÷512
÷1024
÷2048
BITR (8 BITS)
BASIC INTERVAL TIMER
INTERRUPT
BTCL
BITIF
BTS[2:0]
CLEAR
X IN PIN
PRESCALER
MUX
3
8
Figure 11. Block Diagram of The Basic Interval Timer
Symbol
Position
Name and Significance
WDTON
CKCTLR.5
WDTON=1, enables Watch Dog Timer operation,
WDTON=0, operates as a 6-bit timer
ENPCK
CKCTLR.4
Enable Peripheral clock.
BTCL
CKCTLR.3
BTCL is set to "1", BITR is cleared. BTCL becomes "0" automatically
after one machine cycle, and starts counting.
BASIC INTERVAL TIMER CLOCK SELECTION
BTS2
BTS1
BTS0
Prescale value
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
16
32
64
128
256
512
1024
2048
WDTON
-
ENPCK
BTCL
BTS1
BTS2
BTS0
-
CKCTLR
ADDRESS: D3H
RESET VALUE: --010111
Figure 12. CKCTLR: Control Clock Register
GMS81604/08
LG Semicon
26



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com