Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

GMS81608 Datasheet(PDF) 48 Page - Hynix Semiconductor

Part # GMS81608
Description  LG Semicon 8-bit Microcontrollers
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS81608 Datasheet(HTML) 48 Page - Hynix Semiconductor

Back Button GMS81608 Datasheet HTML 44Page - Hynix Semiconductor GMS81608 Datasheet HTML 45Page - Hynix Semiconductor GMS81608 Datasheet HTML 46Page - Hynix Semiconductor GMS81608 Datasheet HTML 47Page - Hynix Semiconductor GMS81608 Datasheet HTML 48Page - Hynix Semiconductor GMS81608 Datasheet HTML 49Page - Hynix Semiconductor GMS81608 Datasheet HTML 50Page - Hynix Semiconductor GMS81608 Datasheet HTML 51Page - Hynix Semiconductor GMS81608 Datasheet HTML 52Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 79 page
background image
RESET
The reset input is the RESET pin, which is the input to
a Schmitt Trigger. A reset in accomplished by holding
the RESET pin low for at least 8 oscillator periods,
while the oscillator running. After reset, 64ms (at 8
MHz) plus 7 oscillator periods are required to start
execution as shown in Figure 40.
Internal RAM is not affected by reset. When VDD is
turned on, the RAM content is indeterminate. Initial
state of each register is as follow. Therefore, this RAM
should be initialized before reading or testing it.
Register
Content
A
X
Y
PSW
PC
SP
X
X
X
00H
X
X
R0
R0DD
R1
R1DD
R4
R4DD
R5
R5DD
R6
R6DD
PMR4
PMR5
X
00000000
X
00000000
X
00000000
X
--0---00
X
00000000
00000000
--0-----
BITR
CKCTLR
WDTR
TM0
TM2
TDR0/ T0/ CDR0
TDR1/ T1/ CDR1
TDR2/ T2/ CDR2
TDR3/ T3/ CDR3
00H
--010111
-0111111
00H
00H
X
X
X
X
ADCM
ADR
BUR
PFDR
--000001
X
X
-----100
IENH
IENL
IRQH
IRQL
IEDS
00H
000-----
00H
000-----
00H
- = unimplemented bit
X= unknown
RESET
+5V
4.2V RESET IC
7042
10K
Ω
10uF
+
4.2V RESET IC
EX) 5V OPERATION
Figure 39. Example of Reset circuit
RESET
OSCILLATOR
1
2
3
4
5
6
7
?
?
?
?
?
FFFE
FFFF
Start
RESET PROCESS STEP
ADDRESS BUS
?
?
DATA BUS
?
?
FE
ADL
ADH
OP Code
MAIN PROGRAM
tST = 64 ms
at 8 MHz
STABILIZATION TIME
Figure 40. Timing Diagram after Reset
GMS81604/08
LG Semicon
44



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com