Electronic Components Datasheet Search
  English  ▼

X  

GMS81608 Datasheet(PDF) 42 Page - Hynix Semiconductor

Part # GMS81608
Description  LG Semicon 8-bit Microcontrollers
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS81608 Datasheet(HTML) 42 Page - Hynix Semiconductor

Back Button GMS81608 Datasheet HTML 38Page - Hynix Semiconductor GMS81608 Datasheet HTML 39Page - Hynix Semiconductor GMS81608 Datasheet HTML 40Page - Hynix Semiconductor GMS81608 Datasheet HTML 41Page - Hynix Semiconductor GMS81608 Datasheet HTML 42Page - Hynix Semiconductor GMS81608 Datasheet HTML 43Page - Hynix Semiconductor GMS81608 Datasheet HTML 44Page - Hynix Semiconductor GMS81608 Datasheet HTML 45Page - Hynix Semiconductor GMS81608 Datasheet HTML 46Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 79 page
background image
whether an interrupt will be accepted or not. When
enable flag is "0", a corresponding interrupt source is
prohibited. Note that PSW contains also a master en-
able bit, I-flag, which disables all interrupts at once.
When an interrupt is responded to, the I-flag is cleared
to disable any further interrupt, the return address is
pushed into the stack and the PC is vectored to. Once
in the interrupt service routine the source(s) of the
interrupt can be determined by polling the interrupt
flag bits.
The interrupt flag bit(s) must be cleared in software
before reenabling interrupts to avoid recursive inter-
rupts. The Interrupt Request flags are able to be read
and write.
External Interrupt
External interrupt on INT0~INT3 pins are edge trig-
gered depending the edge selection register IEDS.
The edge detection of external interrupt has three
transition activated mode: rising edge, falling edge,
both edge. INT0~INT3 are multiplexed with general
I/O ports (R40~R43). To use external interrupt pin, set
bit 0 to bit 3 of the port mode register PMR4.
The PMR4 and IEDS registers are shown in Figure
32.
MSB
LSB
LSB
MSB
INT2E
INT1E
INT3E
T0E
T2E
T1E
T3E
INT0E
IENH
Enables or disables the interrupt individually.
If flag is cleared, the interrupt is disabled.
0: Disable
1: Enable
BITE
WDTE
-
-
-
-
-
AE
IENL
ADDRESS: F6H
RESET VALUE: 00H
ADDRESS: F4H
RESET VALUE: 000-----
Figure 29. IENH, IENL: Interrupt Enable Registers
INT0
INT1
INT2
INT3
INT0 INTERRUPT
INT1 INTERRUPT
INT2 INTERRUPT
INT3 INTERRUPT
IEDS[1:0]
IEDS[5:4]
IEDS[7:6]
IEDS[3:2]
EDGE DETECTOR
INT0IF
INT1IF
INT2IF
INT3IF
Figure 30. External Interrupt
GMS81604/08
LG Semicon
38



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com