Electronic Components Datasheet Search
  English  ▼

X  

HMS91C8032 Datasheet(PDF) 16 Page - Hynix Semiconductor

Part # HMS91C8032
Description  HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HMS91C8032 Datasheet(HTML) 16 Page - Hynix Semiconductor

Back Button HMS91C8032 Datasheet HTML 12Page - Hynix Semiconductor HMS91C8032 Datasheet HTML 13Page - Hynix Semiconductor HMS91C8032 Datasheet HTML 14Page - Hynix Semiconductor HMS91C8032 Datasheet HTML 15Page - Hynix Semiconductor HMS91C8032 Datasheet HTML 16Page - Hynix Semiconductor HMS91C8032 Datasheet HTML 17Page - Hynix Semiconductor HMS91C8032 Datasheet HTML 18Page - Hynix Semiconductor HMS91C8032 Datasheet HTML 19Page - Hynix Semiconductor HMS91C8032 Datasheet HTML 20Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 157 page
background image
HMS91C8032/97C8032
NOV., 2001 Ver 1.02
13
3.7 Boolean Instructions
HMS9XC8032 devices contain a complete Boolean (single-bit)
processor. One page of the internal RAM contains 128 address-
able bits, and the SFR space can support up to 128 addressable
bits as well. All of the port lines are bit-addressable, and each one
can be treated as a separate single-bit port. The instructions that
access these bits are not just conditional branches, but a complete
menu of move, set, clear, complement, OR and AND instruc-
tions. These kinds of bit operations are not easily obtained in oth-
er architectures with any amount of byte-oriented software.
The instruction set for the Boolean processor is shown in Table
3-5. All bits accesses are by direct addressing.
Bit addresses 00H through 7FH are in the Lower 128, and bit ad-
dresses 80H through FFH are in SFR space.
Note how easily an internal flag can be moved to a port pin:
MOV
C,FLAG
MOV
P1.0,C
In this example, FLAG is the name of any addressable bit in the
Lower 128 or SFR space. An I/O line (the LSB of Port 1, in this
case) is set or cleared depending on whether the flag bit is 1 or 0.
The Carry bit in the PSW is used as the single-bit Accumulator of
the Boolean processor. Bit instructions that refer to the Carry bit
as C assemble as Carry-specific instructions (CLR C, etc.). The
Carry bit also has a direct address, since it resides in the PSW reg-
ister, which is bit-addressable.
Note that the Boolean instruction set includes ANL and ORL op-
erations, but not the XRL (Exclusive OR) operation. An XRL op-
eration is simple to implement in software. Suppose, for example,
it is required to form the Exclusive OR of two bits:
C = bit 1 .XRL. bit2
The software to do that could be as follows:
MOV
C , bit1
JNB
bit2, OVER
CPL
C
OVER: (continue)
First, bit1 is moved to the Carry. If bit2 = 0, then C now contains
the correct result. That is, bit1 .XRL. bit2 = bit1 if bit2 = 0. On
the other hand, if bit2 = 1, C now contains the complement of the
correct result. It need only be inverted (CPL C) to complete the
operation.
This code uses the JNB instruction, one of a series of bit-test in-
structions which execute a jump if the addressed bit is set (JC, JB,
JBC) or if the addressed bit is not set (JNC, JNB). In the above
case, bit2 is being tested, and if bit2 = 0, the CPL C instruction is
jumped over.
JBC executes the jump if the addressed bit is set, and also clears
the bit. Thus a flag can be tested and cleared in one operation. All
the PSW bits are directly addressable, so the Parity bit, or the gen-
eral-purpose flags, for example, are also available to the bit-test
instructions.
3.8 Relative Offset
The destination address for these jumps is specified to the assem-
bler by a label or by an actual address in Program memory. How-
ever, the destination address assembles to a relative offset byte.
This is a signed (two's complement) offset byte which is added to
the PC in two's complement arithmetic if the jump is executed.
The range of the jump is therefore -128 to +127 Program Memory
bytes relative to the first byte following the instruction.
3.9 Jump Instructions
Table 3-6 shows the list of unconditional jumps.
MNEMONIC
OPERATION
ANL
C,bit
C = A .AND. bit
ANL
C,/bit
C = C .AND..NOT. bit
ORL
C,bit
C = A .OR. bit
ORL
C,/bit
C = C .OR..NOT. bit
MOV
C,bit
C = bit
MOV
bit,C
bit = C
CLR
C
C = 0
CLR
bit
bit = 0
SETB C
C = 1
SETB bit
bit = 1
CPL
C
C = .NOT.C
CPL
bit
bit = .NOT.bit
JC
rel
Jump if C = 1
JNC
rel
Jump if C = 0
JB
bit,rel
Jump if bit = 1
JNB
bit,rel
Jump if bit = 0
JBC
bit,REL
Jump if bit = 1;CLR bit
Table 3-5 Table B-5 HMS9XC8032 Boolean Instructions
MNEMONIC
OPERATION
JMP
addr
Jump to addr
JMP
@A+DPTR
Jump to A+DPTR
CALL addr
Call subroutine at addr
RET
Return from subroutine
RETI
Return from interrupt
NOP
No operation
Table 3-6 Unconditional Jumps in HMS9XC8032
Devices



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com