Electronic Components Datasheet Search
  English  ▼

X  

AN3308 Datasheet(PDF) 44 Page - STMicroelectronics

Part # AN3308
Description  This document describes the low-voltage 3-axis digital output linear MEMS accelerometer provided in an LGA package
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3308 Datasheet(HTML) 44 Page - STMicroelectronics

Back Button AN3308 Datasheet HTML 40Page - STMicroelectronics AN3308 Datasheet HTML 41Page - STMicroelectronics AN3308 Datasheet HTML 42Page - STMicroelectronics AN3308 Datasheet HTML 43Page - STMicroelectronics AN3308 Datasheet HTML 44Page - STMicroelectronics AN3308 Datasheet HTML 45Page - STMicroelectronics AN3308 Datasheet HTML 46Page - STMicroelectronics AN3308 Datasheet HTML 47Page - STMicroelectronics AN3308 Datasheet HTML 48Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 52 page
background image
First in first out (FIFO) buffer
AN3308
44/52
Doc ID 18198 Rev 1
1.
Set FIFO_En = 1: Enable FIFO
2.
Set FN[1:0] = (0,1): Enable FIFO mode
3.
Wait OVRN or WTM interrupt
4.
Read data from accelerometer output registers
5.
Set FN[1:0] = (0,0): Enable bypass mode
6.
Repeat from point 2
Figure 24.
FIFO mode behavior
If FIFO mode is enabled, the buffer starts to collect data and fill all the 32 slots (from F0 to
F31) at the selected output data rate. When the buffer is full, the OVRN bit goes up and data
collection is permanently stopped; the user can decide to read FIFO content at any time
because it is maintained unchanged until bypass mode is selected. The reading procedure
is composed of a 32 sample set of 6 bytes for a total of 192 bytes and retrieves data starting
from the oldest sample stored in FIFO (F0). The OVRN bit is reset when the first sample set
has been read. The bypass mode setting resets FIFO and allows the user to enable FIFO
mode again.
9.3.3
Stream mode
In stream mode FIFO continues filling, when the buffer is full, the FIFO index restarts from
the beginning and older data is replaced by the current. The oldest values continue to be
overwritten until a read operation makes free FIFO slots available. Host processor reading
speed is most important in order to free slots faster than new data is made available.
FM[1:0] bypass configuration is used to stop this mode.
Follow these steps for FIFO mode configuration:
1.
Turn on FIFO by setting the FIFO_En bit to “1” in control register 5 (0x24). After this
operation the FIFO buffer is enabled but isn’t collecting data, output registers are frozen
to the last samples set loaded.
2.
Activate stream mode by setting the FN[1:0] field to “10” in the FIFO control register
(0x2E).
As described, for FIFO mode, data can be retrieved when OVRN is set to”1” performing a 32
sample set reading from output registers, data can be retrieved also on the WTM flag if the
application requires a smaller number of samples.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com