LT1016 datasheet(13/20 Pages) LINER

13 / 20 page

LT1016

1016fc

applicaTions inForMaTion

1.8µs, 12-Bit A/D Converter

The LT1016’s high speed is used to implement a very fast

12-bit A/D converter in Figure 15. The circuit is a modified

form of the standard successive approximation approach

andisfasterthanmostcommercialSAR12-bitunits.Inthis

arrangement the 2504 successive approximation register

(SAR), A1 and C1 test each bit, beginning with the MSB,

and produce a digital word representing VIN’s value.

To get faster conversion time, the clock is controlled

by the window comparator monitoring the DAC input

summing junction. Additionally, the DMOS FET clamps

the DAC output to ground at the beginning of each clock

cycle, shortening DAC settling time. After the fifth bit is

converted, the clock runs at maximum speed.

Figure 15. 12-Bit 1.8µs SAR A-to-D

–

LT1021

10V

MSB

LSB

PARALLEL

DIGITAL

DATA

OUTPUT

15V

–5V

–15V

VR+

VR–

GND

V+

V –

COMP

AM6012

AM2504

150k

15k

–5V

–15V

2.5k

620*

150

0.01µF

Q1 Q2

VIN

0V TO 10V

27k

STATUS

1000pF

0.01µF

SD210

V+

CLK

GND

10k**

10k

2.5k**

–

0.1µF

–5V

0.1µF

1/2 74S74

1/6 74S04

1/4 74S00

1/4 74S08

1/6 74S04

PRS

RST

CLK

CLOCK

CONVERT

COMMAND

7.4MHz

IN B

74121

1016 F15

Q1 TO Q5 RCA CA3127 ARRAY

1N4148

HP5082-2810

*1% FILM RESISTOR

**PRECISION 0.01%; VISHAY S-102

–

LT1016

10V

LT1016 Datasheet(PDF) 13 Page - Linear Technology

LT1016 Datasheet(HTML) 13 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL