UPD70320 datasheet(8/74 Pages) NEC

8 / 74 page

µPD70320

1.2

Non-port Pins

Pin Name

Input/Output

Function

TxD0

Output

Serial data output

TxD1

RxD0

Input

Serial data input

RxD1

CTS0

Input & output

CTS input in asynchronous mode, receive clock input/output in I/O interface mode

CTS1

Input

CTS input

REFRQ

Output

DRAM refresh pulse output

VTH

Input

Comparator reference voltage input

RESET

Reset signal input

External memory access (connect to GND via a resistor (3 to 10 k

Ω))

Input

Used to connect crystal resonator/ceramic resonator for oscillating system clock.

External clock is entered by entering reverse phase clock to both X1 and X2 pins.

D0 to D7

Input & output

8-bit data bus

A0 to A19

Output

20-bit address output

MREQ

Output used to indicate that memory bus cycle has been started

MSTB

Memory read/memory write strobe output

R/ W

Read cycle/write cycle ID signal output

IOSTB

I/O read /I/O write strobe output

VDD

Positive power supply pins (all pins should be connected)

GND

GND pins (all pins should be connected)

Internally connected (connect individually to VDD via a resistor (3 to 10 k

Ω))

UPD70320 Datasheet(PDF) 8 Page - NEC

UPD70320 Datasheet(HTML) 8 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Datasheet Download

Link URL