Electronic Components Datasheet Search
  English  ▼

X  

RM0312 Datasheet(PDF) 38 Page - STMicroelectronics

Part # RM0312
Description  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 Datasheet(HTML) 38 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 34Page - STMicroelectronics RM0312 Datasheet HTML 35Page - STMicroelectronics RM0312 Datasheet HTML 36Page - STMicroelectronics RM0312 Datasheet HTML 37Page - STMicroelectronics RM0312 Datasheet HTML 38Page - STMicroelectronics RM0312 Datasheet HTML 39Page - STMicroelectronics RM0312 Datasheet HTML 40Page - STMicroelectronics RM0312 Datasheet HTML 41Page - STMicroelectronics RM0312 Datasheet HTML 42Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 275 page
background image
Flash program memory and data EEPROM
RM0312
38/275
DocID022352 Rev 3
4.8.4
Data EEPROM unprotection key register (FLASH_DUKR)
Address offset: 0x03
Reset value: 0x00
4.8.5
Flash status register (FLASH_IAPSR)
Address offset: 0x04
Reset value: 0xX0 where X is undefined
7
654
3210
MASS_DATA KEYS
rw
Bits 7:0 DUK[7:0]: Data EEPROM write unlock keys
This byte is written by software (all modes). It returns 0x00 when read.
Refer to Enabling write access to the DATA area on page 30 for the description of main
program area write unprotection mechanism.
7
654
3210
Reserved
DUL
EOP
PUL
WR_PG_DIS
rc_w0
rc_r
rc_w0
rc_r
Bits 7:4 Reserved
Bit 3 DUL: Data EEPROM area unlocked flag
This bit is set by hardware and cleared by software by programming it to 0.
0: Data EEPROM area write protection enabled
1: Data EEPROM area write protection has been disabled by writing the correct MASS
keys
Bit 2 EOP: End of programming (write or erase operation) flag
This bit is set by hardware. It is cleared by software by reading the register, or when a new
write/erase operation starts.
0: No EOP event occurred
1: An EOP operation occurred. An interrupt is generated if the IE bit is set in the
FLASH_CR1 register.
Bit 1 PUL: Flash Program memory unlocked flag
This bit is set by hardware and cleared by software by programming it to 0.
0: Write protection of main Program area enabled
1: Write protection of main Program area has been disabled by writing the correct MASS
keys.
Bit 0 WR_PG_DIS: Write attempted to protected page flag
This bit is set by hardware and cleared by software by reading the register.
0: No WR_PG_DIS event occurred
1: A write attempt to a write protected page occurred. An interrupt is generated if the IE bit
is set in the FLASH_CR1 register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com