Electronic Components Datasheet Search
  English  ▼

X  

RM0312 Datasheet(PDF) 51 Page - STMicroelectronics

Part # RM0312
Description  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 Datasheet(HTML) 51 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 47Page - STMicroelectronics RM0312 Datasheet HTML 48Page - STMicroelectronics RM0312 Datasheet HTML 49Page - STMicroelectronics RM0312 Datasheet HTML 50Page - STMicroelectronics RM0312 Datasheet HTML 51Page - STMicroelectronics RM0312 Datasheet HTML 52Page - STMicroelectronics RM0312 Datasheet HTML 53Page - STMicroelectronics RM0312 Datasheet HTML 54Page - STMicroelectronics RM0312 Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 275 page
background image
DocID022352 Rev 3
51/275
RM0312
Interrupt controller (ITC)
55
5.9.3
External interrupt control register 1 (EXTI_CR1)
Address offset: 0x00
Reset value: 0x00
7
654
3210
P3IS[1:0]
P2IS[1:0]
P1IS[1:0]
P0IS[1:0]
rw
rw
rw
rw
Bits 7:6 P3IS[1:0]: Portx bit 3 external interrupt sensitivity bits
These bits can only be written when I1 and I0 in the CCR register are both set to 1 (level 3). They
define the sensitivity of bit 3 of Port A, B, and/or D external interrupts.
00: Falling edge and low level
01: Rising edge only
10: Falling edge only
11: Rising and falling edge
Bits 5:4 P2IS[1:0]: Portx bit 2 external interrupt sensitivity bits
These bits can only be written when I1 and I0 in the CCR register are both set to 1 (level 3). They
define the sensitivity of bit 2 of Port A, B, and/or D external interrupts.
00: Falling edge and low level
01: Rising edge only
10: Falling edge only
11: Rising and falling edge
Bits 3:2 P1IS[1:0]: Portx bit 1 external interrupt sensitivity bits
These bits can only be written when I1 and I0 in the CCR register are both set to 1 (level 3). They
define the sensitivity of bit 1 of Port A, B, and/or D external interrupts.
00: Falling edge and low level
01: Rising edge only
10: Falling edge only
11: Rising and falling edge
Bits 1:0 P0IS[1:0]: Portx bit 0 external interrupt sensitivity bits
These bits can only be written when I1 and I0 in the CCR register are both set to 1 (level 3). They
define the sensitivity of bit 0 of Port A, B, C, and/or D external interrupts.
00: Falling edge and low level
01: Rising edge only
10: Falling edge only
11: Rising and falling edge



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com