UPD750004A datasheet(74/84 Pages) NEC

74 / 84 page

µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)

APPENDIX A FUNCTIONS OF THE

µPD75008, µPD750008, AND µPD75P0016

Item

µPD75008

µPD750008

µPD75P0016

Masked ROM

0000H - 1F7FH

(8064

× 8 bits)

75X standard CPU

4 bits

× 8 or 8 bits × 4

• 0.95, 1.91, 15.3

µs

(when operating at

4.19 MHz)

Not provided

000H - 0FFH

2-byte stack

Not available

3 machine cycles

2 machine cycles

•

Φ, 524, 262, 65.5 kHz

(when the main system

clock operates at

4.19 MHz)

• 2 kHz

One-time PROM

0000H - 3FFFH

(16384

× 8 bits)

(1/2)

Program memory

Data memory

CPU

General-purpose register

When selecting the main

system clock

When selecting the subsys-

tem clock

SBS register

Stack area

Stack operation for a

subroutine call instruction

BRA !addr1

CALLA !addr1

MOVT XA, @BCDE

MOVT XA, @BCXA

BR BCDE

BR BCXA

CALL !addr

CALLF !faddr

Timer

Clock output (PCL)

BUZ output (BUZ)

122

µs (when operating at 32.768 kHz)

3 channels

• Basic interval timer:

1 channel

• 8-bit timer/event counter:

1 channel

• Clock timer: 1 channel

000H - 1FFH

(512

× 4 bits)

Masked ROM

0000H - 1FFFH

(8192

× 8 bits)

75XL CPU

(4 bits

× 8 or 8 bit × 4) × 4 banks

• 0.95, 1.91, 3.81, 15.3

µs (when operating at 4.19 MHz)

• 0.67, 1.33, 2.67, 10.7

µs (when operating at 6.0 MHz)

Provided

SBS.3 = 1: Mk

Ι mode selection

SBS.3 = 0: Mk

ΙΙ mode selection

n00H - nFFH (n = 0, 1)

Ι mode: 2-byte stack

ΙΙ mode: 3-byte stack

Ι mode: Not available

ΙΙ mode: Available

Available

Ι mode: 3 machine cycles

ΙΙ mode: 4 machine cycles

Ι mode: 2 machine cycles

ΙΙ mode: 3 machine cycles

4 channels

• Basic interval timer/watchdog timer: 1 channel

• 8-bit timer/event counter: 1 channel

• 8-bit timer counter: 1 channel

• Clock timer: 1 channel

•

Φ, 524, 262, 65.5 kHz

(when the main system clock operates at 4.19 MHz)

•

Φ, 750, 375, 93.8 kHz

(when the main system clock operates at 6.0 MHz)

• 2, 4, 32 kHz

(when the main system clock operates at 4.19 MHz)

• 2.93, 5.86, 46.9 kHz

(when the main system clock operates at 6.0 MHz)

UPD750004A Datasheet(PDF) 74 Page - NEC

UPD750004A Datasheet(HTML) 74 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL