UPD750004A datasheet(17/84 Pages) NEC

17 / 84 page

µPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A)

Fig. 5-1

Program Memory Map (in

µPD750004)

Note Can be used only in the Mk

ΙΙ mode.

Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with

only the 8 low-order bits of the PC changed.

000H

Address

765

MBE RBE

Internal reset start address

(high-order 4 bits)

002H MBE RBE

INTBT/INT4

(high-order 4 bits)

start address

004H MBE RBE

INT0

(high-order 4 bits)

start address

006H MBE RBE

INT1

(high-order 4 bits)

start address

008H MBE RBE

INTCSI

(high-order 4 bits)

start address

00AH MBE RBE

INTT0

(high-order 4 bits)

start address

00CH MBE RBE

INTT1

(high-order 4 bits)

start address

020H

07FH

080H

7FFH

800H

FFFH

GETI instruction reference table

(low-order 8 bits)

CALLF

! faddr

instruction

entry

address

Branch address

of BR BCXA, BR

BCDE, BR !addr,

BRA !addr1Note or

CALLA !addr1Note

instruction

CALL !addr

instruction

subroutine entry

address

BR $addr

instruction relative

branch address

BRCB

!caddr

instruction

branch

address

-15 to -1,

+2 to +16

Branch destination

address and

subroutine entry

address when

GETI instruction

is executed

Internal reset start address

INTBT/INT4

start address

INT0

start address

INT1

start address

INTCSI

start address

INTT0

start address

INTT1

start address

UPD750004A Datasheet(PDF) 17 Page - NEC

UPD750004A Datasheet(HTML) 17 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL