Electronic Components Datasheet Search
  English  ▼

X  

LTC1196 Datasheet(PDF) 24 Page - Linear Technology

Part # LTC1196
Description  8-Bit, SO-8, 1MSPS ADCs with Auto-Shutdown Options
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1196 Datasheet(HTML) 24 Page - Linear Technology

Back Button LTC1196 Datasheet HTML 20Page - Linear Technology LTC1196 Datasheet HTML 21Page - Linear Technology LTC1196 Datasheet HTML 22Page - Linear Technology LTC1196 Datasheet HTML 23Page - Linear Technology LTC1196 Datasheet HTML 24Page - Linear Technology LTC1196 Datasheet HTML 25Page - Linear Technology LTC1196 Datasheet HTML 26Page - Linear Technology LTC1196 Datasheet HTML 27Page - Linear Technology LTC1196 Datasheet HTML 28Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 24 / 28 page
background image
24
LTC1196/LTC1198
Figure 14. The Timing Diagram
S
APPLICATI
TYPICAL
the LTC1198 in Figure 15 can be 2.7V to 6V with fCLK =
5MHz. At 2.7V, fCLK = 5MHz will work at 25°C. See
Recommended Operating Conditions for limits over tem-
perature.
Hardware Description
The circuit works as follows: the LTC1198 clock line
controls the A/D conversion rate and the data shift rate.
Data is transferred in a synchronous format over DIN and
DOUT. The serial port of the TMS320C25 is compatible with
that of the LTC1198. The data shift clock lines (CLKR,
CLKX) are inputs only. The data shift clock comes from an
external source. Inverting the shift clock is necessary
because the LTC1198 and the TMS320C25 clock the input
data on opposite edges.
The schematic of Figure 15 is fed by an external clock
source. The signal is fed into the CLK pin of the LTC1198
directly. The signal is inverted with a 74HC04 and then
applied to the data shift clock lines (CLKR, CLKX). The
framing pulse of the TMS320C25 is fed directly to the CS
of the LTC1198. DX and DR are tied directly to DIN and
DOUT respectively.
Interfacing the LTC1198 to the TMS320C25 DSP
Figure 15 illustrates the interface between the LTC1198
8-bit data acquisition system and the TMS320C25 digital
signal processor (DSP). The interface, which is optimized
for speed of transfer and minimum processor supervi-
sion, can complete a conversion and shift the data in 4
µs
with fCLK = 5MHz. The cycle time, 4µs, of each conversion
is limited by maximum clock frequency of the serial port
of the TMS320C25 which is 5MHz. The supply voltage for
Figure 15. Interfacing the LTC1198 to the TMS320C25 DSP
1196/98 F15
5MHz CLK
CLKX
CLKR
FSR
FSX
DX
DR
CLK
LTC1198
TMS320C25
CS
DIN
DOUT
CH0
CH1
70
140
210
280
350
420
490
560
630
700
770
840
910
980 1050 1120
DATA
CLK
CS
B7
B4
B6
B5
B3
B1
B2
B0
TIME (ns)
1196/98 F14



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com