| Electronic Components Datasheet Search |
|
LTC2209 Datasheet(PDF) 6 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC2209 Datasheet(HTML) 6 Page - Linear Technology |
|
6 / 32 page ![]() LTC2209 6 2209fb The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. AIN = –1dBFS. (Note 4) The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 4) power requireMents tiMing characteristics SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS VDD Analog Supply Voltage (Note 8) l 3.135 3.3 3.465 V PSHDN Shutdown Power SHDN = VDD 0.2 mW STANDARD LVDS OUTPUT MODE OVDD Output Supply Voltage (Note 8) l 3 3.3 3.6 V IVDD Analog Supply Current l 467 510 mA IOVDD Output Supply Current l 74 90 mA PDIS Power Dissipation l 1785 1980 mW LOW POWER LVDS OUTPUT MODE OVDD Output Supply Voltage (Note 8) l 3 3.3 3.6 V IVDD Analog Supply Current l 467 510 mA IOVDD Output Supply Current l 41.6 50 mA PDIS Power Dissipation l 1678 1848 mW CMOS OUTPUT MODE OVDD Output Supply Voltage (Note 8) l 0.5 3.6 V IVDD Analog Supply Current l 464 507 mA PDIS Power Dissipation l 1531 1673 mW SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS fS Sampling Frequency (Note 8) l 1 160 MHz tL ENC Low Time Duty Cycle Stabilizer Off (Note 7) Duty Cycle Stabilizer On (Note 7) l l 2.97 2.1 3.125 3.125 1000 1000 ns ns tH ENC High Time Duty Cycle Stabilizer Off (Note 7) Duty Cycle Stabilizer On (Note 7) l l 2.97 2.1 3.125 3.125 1000 1000 ns ns tAP Sample-and-Hold Aperture Delay 1 ns LVDS OUTPUT MODE (STANDARD and LOW POWER) tD ENC to DATA Delay (Note 7) l 1.3 2.5 3.8 ns tC ENC to CLKOUT Delay (Note 7) l 1.3 2.5 3.8 ns tSKEW DATA to CLKOUT Skew (tC-tD) (Note 7) l –0.6 0 0.6 ns tRISE Output Rise Time 0.5 ns tFALL Output Fall Time 0.5 ns Data Latency Data Latency 7 Cycles CMOS OUTPUT MODE tD ENC to DATA Delay (Note 7) l 1.3 2.7 4.0 ns tC ENC to CLKOUT Delay (Note 7) l 1.3 2.7 4.0 ns tSKEW DATA to CLKOUT Skew (tC-tD) (Note 7) l –0.6 0 0.6 ns Data Latency Data Latency Full Rate CMOS Demuxed 7 7 Cycles Cycles |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |