Electronic Components Datasheet Search
  English  ▼

X  

ICS841N254BI Datasheet(PDF) 6 Page - Integrated Device Technology

Part # ICS841N254BI
Description  Fourth generation FemtoClock
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS841N254BI Datasheet(HTML) 6 Page - Integrated Device Technology

Back Button ICS841N254BI Datasheet HTML 2Page - Integrated Device Technology ICS841N254BI Datasheet HTML 3Page - Integrated Device Technology ICS841N254BI Datasheet HTML 4Page - Integrated Device Technology ICS841N254BI Datasheet HTML 5Page - Integrated Device Technology ICS841N254BI Datasheet HTML 6Page - Integrated Device Technology ICS841N254BI Datasheet HTML 7Page - Integrated Device Technology ICS841N254BI Datasheet HTML 8Page - Integrated Device Technology ICS841N254BI Datasheet HTML 9Page - Integrated Device Technology ICS841N254BI Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
ICS841N254BKI REVISION A NOVEMBER 6, 2013
6
©2013 Integrated Device Technology, Inc.
ICS841N254BI Data Sheet
FEMTOCLOCK® NG CRYSTAL-TO-LVDS/HCSL CLOCK SYNTHESIZER
Table 6. AC Characteristics, VDD = VDDOA = VDDOB = 3.3V±5% or 2.5V±5%, TA = -40°C to 85°C
NOTES continued on next page.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
fOUT
Output Frequency
F_SEL [1:0] = 00
156.25
MHz
F_SEL [1:0] = 01
125
MHz
F_SEL [1:0] = 10
100
MHz
F_SEL [1:0] = 11
250
MHz
fREF
Reference Frequency
REF_CLK
25
MHz
tjit(Ø)
RMS Phase Jitter (Random);
NOTE 1
156.25MHz, Integration Range:
1MHz – 20MHz
0.27
ps
156.25MHz, Integration Range:
12kHz – 20MHz
0.32
ps
125MHz, Integration Range:
1MHz – 20MHz
0.33
ps
125MHz,Integration Range:
12kHz – 20MHz
0.37
ps
N
Single-Side Band Noise Power
156.25MHz, Offset: 100Hz
-91.6
dBc/Hz
156.25MHz, Offset: 1kHz
-120.8
dBc/Hz
156.25MHz, Offset: 10kHz
-132.2
dBc/Hz
156.25MHz, Offset: 100kHz
-135.0
dBc/Hz
PSNR
Power Supply Noise Rejection
From DC to 50MHz
-50
dB
tsk(o)
Output Skew
NOTE 2, 3
Between QAx/nQAx & QBx/nQBx
1.8
2.7
ns
tsk(b)
Bank Skew
NOTE 3, 4
55
ps
tR / tF
Output Rise/Fall
Time
QAx, nQAx
20% to 80%
100
400
ps
tLOCK
PLL Lock Time
20
ms
VRB
Ring-back Voltage
Margin; NOTE 5, 6
QBx, nQBx
-100
100
mV
tSTABLE
Time before VRB is
Allowed; NOTE 5, 6
QBx, nQBx
500
ps
VMAX
Absolute Maximum
Output Voltage;
NOTE 7, 8
QBx, nQBx
1150
mV
VMIN
Absolute Minimum
Output Voltage;
NOTE 7, 9
QBx, nQBx
-300
mV
VCROSS
Absolute Crossing
Voltage;
NOTE 7, 10, 11
QBx, nQBx
100
350
mV
V
CROSS
Total Variation of
VCROSS over all
edges;
NOTE 7, 10, 12
QBx, nQBx
140
mV
Rise/Fall Edge Rate;
NOTE 5, 13
QBx, nQBx
Measured between
-150mV to 150mV
0.6
5.5
V/ns
odc
Output Duty Cycle;
NOTE 5
QBx, nQBx
47
53
%
Output Duty Cycle
QAx, nQAx
47
53
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com